Statistics
| Branch: | Revision:

root / target-arm / exec.h @ 01d6a890

History | View | Annotate | Download (2.1 kB)

1 2c0262af bellard
/*
2 2c0262af bellard
 *  ARM execution defines
3 2c0262af bellard
 * 
4 2c0262af bellard
 *  Copyright (c) 2003 Fabrice Bellard
5 2c0262af bellard
 *
6 2c0262af bellard
 * This library is free software; you can redistribute it and/or
7 2c0262af bellard
 * modify it under the terms of the GNU Lesser General Public
8 2c0262af bellard
 * License as published by the Free Software Foundation; either
9 2c0262af bellard
 * version 2 of the License, or (at your option) any later version.
10 2c0262af bellard
 *
11 2c0262af bellard
 * This library is distributed in the hope that it will be useful,
12 2c0262af bellard
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 2c0262af bellard
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
14 2c0262af bellard
 * Lesser General Public License for more details.
15 2c0262af bellard
 *
16 2c0262af bellard
 * You should have received a copy of the GNU Lesser General Public
17 2c0262af bellard
 * License along with this library; if not, write to the Free Software
18 2c0262af bellard
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
19 2c0262af bellard
 */
20 2c0262af bellard
#include "dyngen-exec.h"
21 2c0262af bellard
22 01d6a890 ths
#if defined(__sparc__)
23 01d6a890 ths
struct CPUARMState *env;
24 01d6a890 ths
uint32_t T0;
25 01d6a890 ths
uint32_t T1;
26 01d6a890 ths
uint32_t T2;
27 01d6a890 ths
#else
28 2c0262af bellard
register struct CPUARMState *env asm(AREG0);
29 2c0262af bellard
register uint32_t T0 asm(AREG1);
30 2c0262af bellard
register uint32_t T1 asm(AREG2);
31 2c0262af bellard
register uint32_t T2 asm(AREG3);
32 01d6a890 ths
#endif
33 2c0262af bellard
34 b7bcbe95 bellard
/* TODO: Put these in FP regs on targets that have such things.  */
35 b7bcbe95 bellard
/* It is ok for FT0s and FT0d to overlap.  Likewise FT1s and FT1d.  */
36 b7bcbe95 bellard
#define FT0s env->vfp.tmp0s
37 b7bcbe95 bellard
#define FT1s env->vfp.tmp1s
38 b7bcbe95 bellard
#define FT0d env->vfp.tmp0d
39 b7bcbe95 bellard
#define FT1d env->vfp.tmp1d
40 b7bcbe95 bellard
41 2c0262af bellard
#include "cpu.h"
42 2c0262af bellard
#include "exec-all.h"
43 2c0262af bellard
44 0d1a29f9 bellard
static inline void env_to_regs(void)
45 0d1a29f9 bellard
{
46 0d1a29f9 bellard
}
47 0d1a29f9 bellard
48 0d1a29f9 bellard
static inline void regs_to_env(void)
49 0d1a29f9 bellard
{
50 0d1a29f9 bellard
}
51 b8a9e8f1 bellard
52 b8a9e8f1 bellard
int cpu_arm_handle_mmu_fault (CPUState *env, target_ulong address, int rw,
53 b8a9e8f1 bellard
                              int is_user, int is_softmmu);
54 b7bcbe95 bellard
55 b5ff1b31 bellard
#if !defined(CONFIG_USER_ONLY)
56 b5ff1b31 bellard
#include "softmmu_exec.h"
57 b5ff1b31 bellard
#endif
58 b5ff1b31 bellard
59 b7bcbe95 bellard
/* In op_helper.c */
60 b7bcbe95 bellard
61 b7bcbe95 bellard
void cpu_lock(void);
62 b7bcbe95 bellard
void cpu_unlock(void);
63 b5ff1b31 bellard
void helper_set_cp15(CPUState *, uint32_t, uint32_t);
64 b5ff1b31 bellard
uint32_t helper_get_cp15(CPUState *, uint32_t);
65 b5ff1b31 bellard
66 b7bcbe95 bellard
void cpu_loop_exit(void);
67 b7bcbe95 bellard
68 b7bcbe95 bellard
void raise_exception(int);
69 b7bcbe95 bellard
70 b7bcbe95 bellard
void do_vfp_abss(void);
71 b7bcbe95 bellard
void do_vfp_absd(void);
72 b7bcbe95 bellard
void do_vfp_negs(void);
73 b7bcbe95 bellard
void do_vfp_negd(void);
74 b7bcbe95 bellard
void do_vfp_sqrts(void);
75 b7bcbe95 bellard
void do_vfp_sqrtd(void);
76 b7bcbe95 bellard
void do_vfp_cmps(void);
77 b7bcbe95 bellard
void do_vfp_cmpd(void);
78 b7bcbe95 bellard
void do_vfp_cmpes(void);
79 b7bcbe95 bellard
void do_vfp_cmped(void);
80 b7bcbe95 bellard
void do_vfp_set_fpscr(void);
81 b7bcbe95 bellard
void do_vfp_get_fpscr(void);