root / target-mips / op.c @ 05f778c8
History | View | Annotate | Download (57.6 kB)
1 |
/*
|
---|---|
2 |
* MIPS emulation micro-operations for qemu.
|
3 |
*
|
4 |
* Copyright (c) 2004-2005 Jocelyn Mayer
|
5 |
* Copyright (c) 2006 Marius Groeger (FPU operations)
|
6 |
* Copyright (c) 2007 Thiemo Seufer (64-bit FPU support)
|
7 |
*
|
8 |
* This library is free software; you can redistribute it and/or
|
9 |
* modify it under the terms of the GNU Lesser General Public
|
10 |
* License as published by the Free Software Foundation; either
|
11 |
* version 2 of the License, or (at your option) any later version.
|
12 |
*
|
13 |
* This library is distributed in the hope that it will be useful,
|
14 |
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
15 |
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
16 |
* Lesser General Public License for more details.
|
17 |
*
|
18 |
* You should have received a copy of the GNU Lesser General Public
|
19 |
* License along with this library; if not, write to the Free Software
|
20 |
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
21 |
*/
|
22 |
|
23 |
#include "config.h" |
24 |
#include "exec.h" |
25 |
#include "host-utils.h" |
26 |
|
27 |
#ifndef CALL_FROM_TB0
|
28 |
#define CALL_FROM_TB0(func) func()
|
29 |
#endif
|
30 |
#ifndef CALL_FROM_TB1
|
31 |
#define CALL_FROM_TB1(func, arg0) func(arg0)
|
32 |
#endif
|
33 |
#ifndef CALL_FROM_TB1_CONST16
|
34 |
#define CALL_FROM_TB1_CONST16(func, arg0) CALL_FROM_TB1(func, arg0)
|
35 |
#endif
|
36 |
#ifndef CALL_FROM_TB2
|
37 |
#define CALL_FROM_TB2(func, arg0, arg1) func(arg0, arg1)
|
38 |
#endif
|
39 |
#ifndef CALL_FROM_TB2_CONST16
|
40 |
#define CALL_FROM_TB2_CONST16(func, arg0, arg1) \
|
41 |
CALL_FROM_TB2(func, arg0, arg1) |
42 |
#endif
|
43 |
#ifndef CALL_FROM_TB3
|
44 |
#define CALL_FROM_TB3(func, arg0, arg1, arg2) func(arg0, arg1, arg2)
|
45 |
#endif
|
46 |
#ifndef CALL_FROM_TB4
|
47 |
#define CALL_FROM_TB4(func, arg0, arg1, arg2, arg3) \
|
48 |
func(arg0, arg1, arg2, arg3) |
49 |
#endif
|
50 |
|
51 |
#define REG 1 |
52 |
#include "op_template.c" |
53 |
#undef REG
|
54 |
#define REG 2 |
55 |
#include "op_template.c" |
56 |
#undef REG
|
57 |
#define REG 3 |
58 |
#include "op_template.c" |
59 |
#undef REG
|
60 |
#define REG 4 |
61 |
#include "op_template.c" |
62 |
#undef REG
|
63 |
#define REG 5 |
64 |
#include "op_template.c" |
65 |
#undef REG
|
66 |
#define REG 6 |
67 |
#include "op_template.c" |
68 |
#undef REG
|
69 |
#define REG 7 |
70 |
#include "op_template.c" |
71 |
#undef REG
|
72 |
#define REG 8 |
73 |
#include "op_template.c" |
74 |
#undef REG
|
75 |
#define REG 9 |
76 |
#include "op_template.c" |
77 |
#undef REG
|
78 |
#define REG 10 |
79 |
#include "op_template.c" |
80 |
#undef REG
|
81 |
#define REG 11 |
82 |
#include "op_template.c" |
83 |
#undef REG
|
84 |
#define REG 12 |
85 |
#include "op_template.c" |
86 |
#undef REG
|
87 |
#define REG 13 |
88 |
#include "op_template.c" |
89 |
#undef REG
|
90 |
#define REG 14 |
91 |
#include "op_template.c" |
92 |
#undef REG
|
93 |
#define REG 15 |
94 |
#include "op_template.c" |
95 |
#undef REG
|
96 |
#define REG 16 |
97 |
#include "op_template.c" |
98 |
#undef REG
|
99 |
#define REG 17 |
100 |
#include "op_template.c" |
101 |
#undef REG
|
102 |
#define REG 18 |
103 |
#include "op_template.c" |
104 |
#undef REG
|
105 |
#define REG 19 |
106 |
#include "op_template.c" |
107 |
#undef REG
|
108 |
#define REG 20 |
109 |
#include "op_template.c" |
110 |
#undef REG
|
111 |
#define REG 21 |
112 |
#include "op_template.c" |
113 |
#undef REG
|
114 |
#define REG 22 |
115 |
#include "op_template.c" |
116 |
#undef REG
|
117 |
#define REG 23 |
118 |
#include "op_template.c" |
119 |
#undef REG
|
120 |
#define REG 24 |
121 |
#include "op_template.c" |
122 |
#undef REG
|
123 |
#define REG 25 |
124 |
#include "op_template.c" |
125 |
#undef REG
|
126 |
#define REG 26 |
127 |
#include "op_template.c" |
128 |
#undef REG
|
129 |
#define REG 27 |
130 |
#include "op_template.c" |
131 |
#undef REG
|
132 |
#define REG 28 |
133 |
#include "op_template.c" |
134 |
#undef REG
|
135 |
#define REG 29 |
136 |
#include "op_template.c" |
137 |
#undef REG
|
138 |
#define REG 30 |
139 |
#include "op_template.c" |
140 |
#undef REG
|
141 |
#define REG 31 |
142 |
#include "op_template.c" |
143 |
#undef REG
|
144 |
|
145 |
#define TN
|
146 |
#include "op_template.c" |
147 |
#undef TN
|
148 |
|
149 |
#define FREG 0 |
150 |
#include "fop_template.c" |
151 |
#undef FREG
|
152 |
#define FREG 1 |
153 |
#include "fop_template.c" |
154 |
#undef FREG
|
155 |
#define FREG 2 |
156 |
#include "fop_template.c" |
157 |
#undef FREG
|
158 |
#define FREG 3 |
159 |
#include "fop_template.c" |
160 |
#undef FREG
|
161 |
#define FREG 4 |
162 |
#include "fop_template.c" |
163 |
#undef FREG
|
164 |
#define FREG 5 |
165 |
#include "fop_template.c" |
166 |
#undef FREG
|
167 |
#define FREG 6 |
168 |
#include "fop_template.c" |
169 |
#undef FREG
|
170 |
#define FREG 7 |
171 |
#include "fop_template.c" |
172 |
#undef FREG
|
173 |
#define FREG 8 |
174 |
#include "fop_template.c" |
175 |
#undef FREG
|
176 |
#define FREG 9 |
177 |
#include "fop_template.c" |
178 |
#undef FREG
|
179 |
#define FREG 10 |
180 |
#include "fop_template.c" |
181 |
#undef FREG
|
182 |
#define FREG 11 |
183 |
#include "fop_template.c" |
184 |
#undef FREG
|
185 |
#define FREG 12 |
186 |
#include "fop_template.c" |
187 |
#undef FREG
|
188 |
#define FREG 13 |
189 |
#include "fop_template.c" |
190 |
#undef FREG
|
191 |
#define FREG 14 |
192 |
#include "fop_template.c" |
193 |
#undef FREG
|
194 |
#define FREG 15 |
195 |
#include "fop_template.c" |
196 |
#undef FREG
|
197 |
#define FREG 16 |
198 |
#include "fop_template.c" |
199 |
#undef FREG
|
200 |
#define FREG 17 |
201 |
#include "fop_template.c" |
202 |
#undef FREG
|
203 |
#define FREG 18 |
204 |
#include "fop_template.c" |
205 |
#undef FREG
|
206 |
#define FREG 19 |
207 |
#include "fop_template.c" |
208 |
#undef FREG
|
209 |
#define FREG 20 |
210 |
#include "fop_template.c" |
211 |
#undef FREG
|
212 |
#define FREG 21 |
213 |
#include "fop_template.c" |
214 |
#undef FREG
|
215 |
#define FREG 22 |
216 |
#include "fop_template.c" |
217 |
#undef FREG
|
218 |
#define FREG 23 |
219 |
#include "fop_template.c" |
220 |
#undef FREG
|
221 |
#define FREG 24 |
222 |
#include "fop_template.c" |
223 |
#undef FREG
|
224 |
#define FREG 25 |
225 |
#include "fop_template.c" |
226 |
#undef FREG
|
227 |
#define FREG 26 |
228 |
#include "fop_template.c" |
229 |
#undef FREG
|
230 |
#define FREG 27 |
231 |
#include "fop_template.c" |
232 |
#undef FREG
|
233 |
#define FREG 28 |
234 |
#include "fop_template.c" |
235 |
#undef FREG
|
236 |
#define FREG 29 |
237 |
#include "fop_template.c" |
238 |
#undef FREG
|
239 |
#define FREG 30 |
240 |
#include "fop_template.c" |
241 |
#undef FREG
|
242 |
#define FREG 31 |
243 |
#include "fop_template.c" |
244 |
#undef FREG
|
245 |
|
246 |
#define FTN
|
247 |
#include "fop_template.c" |
248 |
#undef FTN
|
249 |
|
250 |
void op_dup_T0 (void) |
251 |
{ |
252 |
T2 = T0; |
253 |
RETURN(); |
254 |
} |
255 |
|
256 |
void op_load_HI (void) |
257 |
{ |
258 |
T0 = env->HI[PARAM1][env->current_tc]; |
259 |
RETURN(); |
260 |
} |
261 |
|
262 |
void op_store_HI (void) |
263 |
{ |
264 |
env->HI[PARAM1][env->current_tc] = T0; |
265 |
RETURN(); |
266 |
} |
267 |
|
268 |
void op_load_LO (void) |
269 |
{ |
270 |
T0 = env->LO[PARAM1][env->current_tc]; |
271 |
RETURN(); |
272 |
} |
273 |
|
274 |
void op_store_LO (void) |
275 |
{ |
276 |
env->LO[PARAM1][env->current_tc] = T0; |
277 |
RETURN(); |
278 |
} |
279 |
|
280 |
/* Load and store */
|
281 |
#define MEMSUFFIX _raw
|
282 |
#include "op_mem.c" |
283 |
#undef MEMSUFFIX
|
284 |
#if !defined(CONFIG_USER_ONLY)
|
285 |
#define MEMSUFFIX _user
|
286 |
#include "op_mem.c" |
287 |
#undef MEMSUFFIX
|
288 |
|
289 |
#define MEMSUFFIX _kernel
|
290 |
#include "op_mem.c" |
291 |
#undef MEMSUFFIX
|
292 |
#endif
|
293 |
|
294 |
/* Addresses computation */
|
295 |
void op_addr_add (void) |
296 |
{ |
297 |
/* For compatibility with 32-bit code, data reference in user mode
|
298 |
with Status_UX = 0 should be casted to 32-bit and sign extended.
|
299 |
See the MIPS64 PRA manual, section 4.10. */
|
300 |
#if defined(TARGET_MIPSN32) || defined(TARGET_MIPS64)
|
301 |
if ((env->hflags & MIPS_HFLAG_UM) &&
|
302 |
!(env->CP0_Status & (1 << CP0St_UX)))
|
303 |
T0 = (int64_t)(int32_t)(T0 + T1); |
304 |
else
|
305 |
#endif
|
306 |
T0 += T1; |
307 |
RETURN(); |
308 |
} |
309 |
|
310 |
/* Arithmetic */
|
311 |
void op_add (void) |
312 |
{ |
313 |
T0 = (int32_t)((int32_t)T0 + (int32_t)T1); |
314 |
RETURN(); |
315 |
} |
316 |
|
317 |
void op_addo (void) |
318 |
{ |
319 |
target_ulong tmp; |
320 |
|
321 |
tmp = (int32_t)T0; |
322 |
T0 = (int32_t)T0 + (int32_t)T1; |
323 |
if (((tmp ^ T1 ^ (-1)) & (T0 ^ T1)) >> 31) { |
324 |
/* operands of same sign, result different sign */
|
325 |
CALL_FROM_TB1(do_raise_exception, EXCP_OVERFLOW); |
326 |
} |
327 |
T0 = (int32_t)T0; |
328 |
RETURN(); |
329 |
} |
330 |
|
331 |
void op_sub (void) |
332 |
{ |
333 |
T0 = (int32_t)((int32_t)T0 - (int32_t)T1); |
334 |
RETURN(); |
335 |
} |
336 |
|
337 |
void op_subo (void) |
338 |
{ |
339 |
target_ulong tmp; |
340 |
|
341 |
tmp = (int32_t)T0; |
342 |
T0 = (int32_t)T0 - (int32_t)T1; |
343 |
if (((tmp ^ T1) & (tmp ^ T0)) >> 31) { |
344 |
/* operands of different sign, first operand and result different sign */
|
345 |
CALL_FROM_TB1(do_raise_exception, EXCP_OVERFLOW); |
346 |
} |
347 |
T0 = (int32_t)T0; |
348 |
RETURN(); |
349 |
} |
350 |
|
351 |
void op_mul (void) |
352 |
{ |
353 |
T0 = (int32_t)((int32_t)T0 * (int32_t)T1); |
354 |
RETURN(); |
355 |
} |
356 |
|
357 |
#if HOST_LONG_BITS < 64 |
358 |
void op_div (void) |
359 |
{ |
360 |
CALL_FROM_TB0(do_div); |
361 |
RETURN(); |
362 |
} |
363 |
#else
|
364 |
void op_div (void) |
365 |
{ |
366 |
if (T1 != 0) { |
367 |
env->LO[0][env->current_tc] = (int32_t)((int64_t)(int32_t)T0 / (int32_t)T1);
|
368 |
env->HI[0][env->current_tc] = (int32_t)((int64_t)(int32_t)T0 % (int32_t)T1);
|
369 |
} |
370 |
RETURN(); |
371 |
} |
372 |
#endif
|
373 |
|
374 |
void op_divu (void) |
375 |
{ |
376 |
if (T1 != 0) { |
377 |
env->LO[0][env->current_tc] = (int32_t)((uint32_t)T0 / (uint32_t)T1);
|
378 |
env->HI[0][env->current_tc] = (int32_t)((uint32_t)T0 % (uint32_t)T1);
|
379 |
} |
380 |
RETURN(); |
381 |
} |
382 |
|
383 |
#if defined(TARGET_MIPSN32) || defined(TARGET_MIPS64)
|
384 |
/* Arithmetic */
|
385 |
void op_dadd (void) |
386 |
{ |
387 |
T0 += T1; |
388 |
RETURN(); |
389 |
} |
390 |
|
391 |
void op_daddo (void) |
392 |
{ |
393 |
target_long tmp; |
394 |
|
395 |
tmp = T0; |
396 |
T0 += T1; |
397 |
if (((tmp ^ T1 ^ (-1)) & (T0 ^ T1)) >> 63) { |
398 |
/* operands of same sign, result different sign */
|
399 |
CALL_FROM_TB1(do_raise_exception, EXCP_OVERFLOW); |
400 |
} |
401 |
RETURN(); |
402 |
} |
403 |
|
404 |
void op_dsub (void) |
405 |
{ |
406 |
T0 -= T1; |
407 |
RETURN(); |
408 |
} |
409 |
|
410 |
void op_dsubo (void) |
411 |
{ |
412 |
target_long tmp; |
413 |
|
414 |
tmp = T0; |
415 |
T0 = (int64_t)T0 - (int64_t)T1; |
416 |
if (((tmp ^ T1) & (tmp ^ T0)) >> 63) { |
417 |
/* operands of different sign, first operand and result different sign */
|
418 |
CALL_FROM_TB1(do_raise_exception, EXCP_OVERFLOW); |
419 |
} |
420 |
RETURN(); |
421 |
} |
422 |
|
423 |
void op_dmul (void) |
424 |
{ |
425 |
T0 = (int64_t)T0 * (int64_t)T1; |
426 |
RETURN(); |
427 |
} |
428 |
|
429 |
/* Those might call libgcc functions. */
|
430 |
void op_ddiv (void) |
431 |
{ |
432 |
do_ddiv(); |
433 |
RETURN(); |
434 |
} |
435 |
|
436 |
#if TARGET_LONG_BITS > HOST_LONG_BITS
|
437 |
void op_ddivu (void) |
438 |
{ |
439 |
do_ddivu(); |
440 |
RETURN(); |
441 |
} |
442 |
#else
|
443 |
void op_ddivu (void) |
444 |
{ |
445 |
if (T1 != 0) { |
446 |
env->LO[0][env->current_tc] = T0 / T1;
|
447 |
env->HI[0][env->current_tc] = T0 % T1;
|
448 |
} |
449 |
RETURN(); |
450 |
} |
451 |
#endif
|
452 |
#endif /* TARGET_MIPSN32 || TARGET_MIPS64 */ |
453 |
|
454 |
/* Logical */
|
455 |
void op_and (void) |
456 |
{ |
457 |
T0 &= T1; |
458 |
RETURN(); |
459 |
} |
460 |
|
461 |
void op_nor (void) |
462 |
{ |
463 |
T0 = ~(T0 | T1); |
464 |
RETURN(); |
465 |
} |
466 |
|
467 |
void op_or (void) |
468 |
{ |
469 |
T0 |= T1; |
470 |
RETURN(); |
471 |
} |
472 |
|
473 |
void op_xor (void) |
474 |
{ |
475 |
T0 ^= T1; |
476 |
RETURN(); |
477 |
} |
478 |
|
479 |
void op_sll (void) |
480 |
{ |
481 |
T0 = (int32_t)((uint32_t)T0 << T1); |
482 |
RETURN(); |
483 |
} |
484 |
|
485 |
void op_sra (void) |
486 |
{ |
487 |
T0 = (int32_t)((int32_t)T0 >> T1); |
488 |
RETURN(); |
489 |
} |
490 |
|
491 |
void op_srl (void) |
492 |
{ |
493 |
T0 = (int32_t)((uint32_t)T0 >> T1); |
494 |
RETURN(); |
495 |
} |
496 |
|
497 |
void op_rotr (void) |
498 |
{ |
499 |
target_ulong tmp; |
500 |
|
501 |
if (T1) {
|
502 |
tmp = (int32_t)((uint32_t)T0 << (0x20 - T1));
|
503 |
T0 = (int32_t)((uint32_t)T0 >> T1) | tmp; |
504 |
} |
505 |
RETURN(); |
506 |
} |
507 |
|
508 |
void op_sllv (void) |
509 |
{ |
510 |
T0 = (int32_t)((uint32_t)T1 << ((uint32_t)T0 & 0x1F));
|
511 |
RETURN(); |
512 |
} |
513 |
|
514 |
void op_srav (void) |
515 |
{ |
516 |
T0 = (int32_t)((int32_t)T1 >> (T0 & 0x1F));
|
517 |
RETURN(); |
518 |
} |
519 |
|
520 |
void op_srlv (void) |
521 |
{ |
522 |
T0 = (int32_t)((uint32_t)T1 >> (T0 & 0x1F));
|
523 |
RETURN(); |
524 |
} |
525 |
|
526 |
void op_rotrv (void) |
527 |
{ |
528 |
target_ulong tmp; |
529 |
|
530 |
T0 &= 0x1F;
|
531 |
if (T0) {
|
532 |
tmp = (int32_t)((uint32_t)T1 << (0x20 - T0));
|
533 |
T0 = (int32_t)((uint32_t)T1 >> T0) | tmp; |
534 |
} else
|
535 |
T0 = T1; |
536 |
RETURN(); |
537 |
} |
538 |
|
539 |
void op_clo (void) |
540 |
{ |
541 |
T0 = clo32(T0); |
542 |
RETURN(); |
543 |
} |
544 |
|
545 |
void op_clz (void) |
546 |
{ |
547 |
T0 = clz32(T0); |
548 |
RETURN(); |
549 |
} |
550 |
|
551 |
#if defined(TARGET_MIPSN32) || defined(TARGET_MIPS64)
|
552 |
|
553 |
#if TARGET_LONG_BITS > HOST_LONG_BITS
|
554 |
/* Those might call libgcc functions. */
|
555 |
void op_dsll (void) |
556 |
{ |
557 |
CALL_FROM_TB0(do_dsll); |
558 |
RETURN(); |
559 |
} |
560 |
|
561 |
void op_dsll32 (void) |
562 |
{ |
563 |
CALL_FROM_TB0(do_dsll32); |
564 |
RETURN(); |
565 |
} |
566 |
|
567 |
void op_dsra (void) |
568 |
{ |
569 |
CALL_FROM_TB0(do_dsra); |
570 |
RETURN(); |
571 |
} |
572 |
|
573 |
void op_dsra32 (void) |
574 |
{ |
575 |
CALL_FROM_TB0(do_dsra32); |
576 |
RETURN(); |
577 |
} |
578 |
|
579 |
void op_dsrl (void) |
580 |
{ |
581 |
CALL_FROM_TB0(do_dsrl); |
582 |
RETURN(); |
583 |
} |
584 |
|
585 |
void op_dsrl32 (void) |
586 |
{ |
587 |
CALL_FROM_TB0(do_dsrl32); |
588 |
RETURN(); |
589 |
} |
590 |
|
591 |
void op_drotr (void) |
592 |
{ |
593 |
CALL_FROM_TB0(do_drotr); |
594 |
RETURN(); |
595 |
} |
596 |
|
597 |
void op_drotr32 (void) |
598 |
{ |
599 |
CALL_FROM_TB0(do_drotr32); |
600 |
RETURN(); |
601 |
} |
602 |
|
603 |
void op_dsllv (void) |
604 |
{ |
605 |
CALL_FROM_TB0(do_dsllv); |
606 |
RETURN(); |
607 |
} |
608 |
|
609 |
void op_dsrav (void) |
610 |
{ |
611 |
CALL_FROM_TB0(do_dsrav); |
612 |
RETURN(); |
613 |
} |
614 |
|
615 |
void op_dsrlv (void) |
616 |
{ |
617 |
CALL_FROM_TB0(do_dsrlv); |
618 |
RETURN(); |
619 |
} |
620 |
|
621 |
void op_drotrv (void) |
622 |
{ |
623 |
CALL_FROM_TB0(do_drotrv); |
624 |
RETURN(); |
625 |
} |
626 |
|
627 |
void op_dclo (void) |
628 |
{ |
629 |
CALL_FROM_TB0(do_dclo); |
630 |
RETURN(); |
631 |
} |
632 |
|
633 |
void op_dclz (void) |
634 |
{ |
635 |
CALL_FROM_TB0(do_dclz); |
636 |
RETURN(); |
637 |
} |
638 |
|
639 |
#else /* TARGET_LONG_BITS > HOST_LONG_BITS */ |
640 |
|
641 |
void op_dsll (void) |
642 |
{ |
643 |
T0 = T0 << T1; |
644 |
RETURN(); |
645 |
} |
646 |
|
647 |
void op_dsll32 (void) |
648 |
{ |
649 |
T0 = T0 << (T1 + 32);
|
650 |
RETURN(); |
651 |
} |
652 |
|
653 |
void op_dsra (void) |
654 |
{ |
655 |
T0 = (int64_t)T0 >> T1; |
656 |
RETURN(); |
657 |
} |
658 |
|
659 |
void op_dsra32 (void) |
660 |
{ |
661 |
T0 = (int64_t)T0 >> (T1 + 32);
|
662 |
RETURN(); |
663 |
} |
664 |
|
665 |
void op_dsrl (void) |
666 |
{ |
667 |
T0 = T0 >> T1; |
668 |
RETURN(); |
669 |
} |
670 |
|
671 |
void op_dsrl32 (void) |
672 |
{ |
673 |
T0 = T0 >> (T1 + 32);
|
674 |
RETURN(); |
675 |
} |
676 |
|
677 |
void op_drotr (void) |
678 |
{ |
679 |
target_ulong tmp; |
680 |
|
681 |
if (T1) {
|
682 |
tmp = T0 << (0x40 - T1);
|
683 |
T0 = (T0 >> T1) | tmp; |
684 |
} |
685 |
RETURN(); |
686 |
} |
687 |
|
688 |
void op_drotr32 (void) |
689 |
{ |
690 |
target_ulong tmp; |
691 |
|
692 |
if (T1) {
|
693 |
tmp = T0 << (0x40 - (32 + T1)); |
694 |
T0 = (T0 >> (32 + T1)) | tmp;
|
695 |
} |
696 |
RETURN(); |
697 |
} |
698 |
|
699 |
void op_dsllv (void) |
700 |
{ |
701 |
T0 = T1 << (T0 & 0x3F);
|
702 |
RETURN(); |
703 |
} |
704 |
|
705 |
void op_dsrav (void) |
706 |
{ |
707 |
T0 = (int64_t)T1 >> (T0 & 0x3F);
|
708 |
RETURN(); |
709 |
} |
710 |
|
711 |
void op_dsrlv (void) |
712 |
{ |
713 |
T0 = T1 >> (T0 & 0x3F);
|
714 |
RETURN(); |
715 |
} |
716 |
|
717 |
void op_drotrv (void) |
718 |
{ |
719 |
target_ulong tmp; |
720 |
|
721 |
T0 &= 0x3F;
|
722 |
if (T0) {
|
723 |
tmp = T1 << (0x40 - T0);
|
724 |
T0 = (T1 >> T0) | tmp; |
725 |
} else
|
726 |
T0 = T1; |
727 |
RETURN(); |
728 |
} |
729 |
|
730 |
void op_dclo (void) |
731 |
{ |
732 |
T0 = clo64(T0); |
733 |
RETURN(); |
734 |
} |
735 |
|
736 |
void op_dclz (void) |
737 |
{ |
738 |
T0 = clz64(T0); |
739 |
RETURN(); |
740 |
} |
741 |
#endif /* TARGET_LONG_BITS > HOST_LONG_BITS */ |
742 |
#endif /* TARGET_MIPSN32 || TARGET_MIPS64 */ |
743 |
|
744 |
/* 64 bits arithmetic */
|
745 |
#if TARGET_LONG_BITS > HOST_LONG_BITS
|
746 |
void op_mult (void) |
747 |
{ |
748 |
CALL_FROM_TB0(do_mult); |
749 |
RETURN(); |
750 |
} |
751 |
|
752 |
void op_multu (void) |
753 |
{ |
754 |
CALL_FROM_TB0(do_multu); |
755 |
RETURN(); |
756 |
} |
757 |
|
758 |
void op_madd (void) |
759 |
{ |
760 |
CALL_FROM_TB0(do_madd); |
761 |
RETURN(); |
762 |
} |
763 |
|
764 |
void op_maddu (void) |
765 |
{ |
766 |
CALL_FROM_TB0(do_maddu); |
767 |
RETURN(); |
768 |
} |
769 |
|
770 |
void op_msub (void) |
771 |
{ |
772 |
CALL_FROM_TB0(do_msub); |
773 |
RETURN(); |
774 |
} |
775 |
|
776 |
void op_msubu (void) |
777 |
{ |
778 |
CALL_FROM_TB0(do_msubu); |
779 |
RETURN(); |
780 |
} |
781 |
|
782 |
#else /* TARGET_LONG_BITS > HOST_LONG_BITS */ |
783 |
|
784 |
static always_inline uint64_t get_HILO (void) |
785 |
{ |
786 |
return ((uint64_t)env->HI[0][env->current_tc] << 32) | |
787 |
((uint64_t)(uint32_t)env->LO[0][env->current_tc]);
|
788 |
} |
789 |
|
790 |
static always_inline void set_HILO (uint64_t HILO) |
791 |
{ |
792 |
env->LO[0][env->current_tc] = (int32_t)(HILO & 0xFFFFFFFF); |
793 |
env->HI[0][env->current_tc] = (int32_t)(HILO >> 32); |
794 |
} |
795 |
|
796 |
void op_mult (void) |
797 |
{ |
798 |
set_HILO((int64_t)(int32_t)T0 * (int64_t)(int32_t)T1); |
799 |
RETURN(); |
800 |
} |
801 |
|
802 |
void op_multu (void) |
803 |
{ |
804 |
set_HILO((uint64_t)(uint32_t)T0 * (uint64_t)(uint32_t)T1); |
805 |
RETURN(); |
806 |
} |
807 |
|
808 |
void op_madd (void) |
809 |
{ |
810 |
int64_t tmp; |
811 |
|
812 |
tmp = ((int64_t)(int32_t)T0 * (int64_t)(int32_t)T1); |
813 |
set_HILO((int64_t)get_HILO() + tmp); |
814 |
RETURN(); |
815 |
} |
816 |
|
817 |
void op_maddu (void) |
818 |
{ |
819 |
uint64_t tmp; |
820 |
|
821 |
tmp = ((uint64_t)(uint32_t)T0 * (uint64_t)(uint32_t)T1); |
822 |
set_HILO(get_HILO() + tmp); |
823 |
RETURN(); |
824 |
} |
825 |
|
826 |
void op_msub (void) |
827 |
{ |
828 |
int64_t tmp; |
829 |
|
830 |
tmp = ((int64_t)(int32_t)T0 * (int64_t)(int32_t)T1); |
831 |
set_HILO((int64_t)get_HILO() - tmp); |
832 |
RETURN(); |
833 |
} |
834 |
|
835 |
void op_msubu (void) |
836 |
{ |
837 |
uint64_t tmp; |
838 |
|
839 |
tmp = ((uint64_t)(uint32_t)T0 * (uint64_t)(uint32_t)T1); |
840 |
set_HILO(get_HILO() - tmp); |
841 |
RETURN(); |
842 |
} |
843 |
#endif /* TARGET_LONG_BITS > HOST_LONG_BITS */ |
844 |
|
845 |
#if defined(TARGET_MIPSN32) || defined(TARGET_MIPS64)
|
846 |
void op_dmult (void) |
847 |
{ |
848 |
CALL_FROM_TB4(muls64, &(env->LO[0][env->current_tc]), &(env->HI[0][env->current_tc]), T0, T1); |
849 |
RETURN(); |
850 |
} |
851 |
|
852 |
void op_dmultu (void) |
853 |
{ |
854 |
CALL_FROM_TB4(mulu64, &(env->LO[0][env->current_tc]), &(env->HI[0][env->current_tc]), T0, T1); |
855 |
RETURN(); |
856 |
} |
857 |
#endif
|
858 |
|
859 |
/* Conditional moves */
|
860 |
void op_movn (void) |
861 |
{ |
862 |
if (T1 != 0) |
863 |
env->gpr[PARAM1][env->current_tc] = T0; |
864 |
RETURN(); |
865 |
} |
866 |
|
867 |
void op_movz (void) |
868 |
{ |
869 |
if (T1 == 0) |
870 |
env->gpr[PARAM1][env->current_tc] = T0; |
871 |
RETURN(); |
872 |
} |
873 |
|
874 |
void op_movf (void) |
875 |
{ |
876 |
if (!(env->fpu->fcr31 & PARAM1))
|
877 |
T0 = T1; |
878 |
RETURN(); |
879 |
} |
880 |
|
881 |
void op_movt (void) |
882 |
{ |
883 |
if (env->fpu->fcr31 & PARAM1)
|
884 |
T0 = T1; |
885 |
RETURN(); |
886 |
} |
887 |
|
888 |
/* Tests */
|
889 |
#define OP_COND(name, cond) \
|
890 |
void glue(op_, name) (void) \ |
891 |
{ \ |
892 |
if (cond) { \
|
893 |
T0 = 1; \
|
894 |
} else { \
|
895 |
T0 = 0; \
|
896 |
} \ |
897 |
RETURN(); \ |
898 |
} |
899 |
|
900 |
OP_COND(eq, T0 == T1); |
901 |
OP_COND(ne, T0 != T1); |
902 |
OP_COND(ge, (target_long)T0 >= (target_long)T1); |
903 |
OP_COND(geu, T0 >= T1); |
904 |
OP_COND(lt, (target_long)T0 < (target_long)T1); |
905 |
OP_COND(ltu, T0 < T1); |
906 |
OP_COND(gez, (target_long)T0 >= 0);
|
907 |
OP_COND(gtz, (target_long)T0 > 0);
|
908 |
OP_COND(lez, (target_long)T0 <= 0);
|
909 |
OP_COND(ltz, (target_long)T0 < 0);
|
910 |
|
911 |
/* Branches */
|
912 |
void OPPROTO op_goto_tb0(void) |
913 |
{ |
914 |
GOTO_TB(op_goto_tb0, PARAM1, 0);
|
915 |
RETURN(); |
916 |
} |
917 |
|
918 |
void OPPROTO op_goto_tb1(void) |
919 |
{ |
920 |
GOTO_TB(op_goto_tb1, PARAM1, 1);
|
921 |
RETURN(); |
922 |
} |
923 |
|
924 |
/* Branch to register */
|
925 |
void op_save_breg_target (void) |
926 |
{ |
927 |
env->btarget = T2; |
928 |
RETURN(); |
929 |
} |
930 |
|
931 |
void op_restore_breg_target (void) |
932 |
{ |
933 |
T2 = env->btarget; |
934 |
RETURN(); |
935 |
} |
936 |
|
937 |
void op_breg (void) |
938 |
{ |
939 |
env->PC[env->current_tc] = T2; |
940 |
RETURN(); |
941 |
} |
942 |
|
943 |
void op_save_btarget (void) |
944 |
{ |
945 |
env->btarget = PARAM1; |
946 |
RETURN(); |
947 |
} |
948 |
|
949 |
#if defined(TARGET_MIPSN32) || defined(TARGET_MIPS64)
|
950 |
void op_save_btarget64 (void) |
951 |
{ |
952 |
env->btarget = ((uint64_t)PARAM1 << 32) | (uint32_t)PARAM2;
|
953 |
RETURN(); |
954 |
} |
955 |
#endif
|
956 |
|
957 |
/* Conditional branch */
|
958 |
void op_set_bcond (void) |
959 |
{ |
960 |
T2 = T0; |
961 |
RETURN(); |
962 |
} |
963 |
|
964 |
void op_save_bcond (void) |
965 |
{ |
966 |
env->bcond = T2; |
967 |
RETURN(); |
968 |
} |
969 |
|
970 |
void op_restore_bcond (void) |
971 |
{ |
972 |
T2 = env->bcond; |
973 |
RETURN(); |
974 |
} |
975 |
|
976 |
void op_jnz_T2 (void) |
977 |
{ |
978 |
if (T2)
|
979 |
GOTO_LABEL_PARAM(1);
|
980 |
RETURN(); |
981 |
} |
982 |
|
983 |
/* CP0 functions */
|
984 |
void op_mfc0_index (void) |
985 |
{ |
986 |
T0 = env->CP0_Index; |
987 |
RETURN(); |
988 |
} |
989 |
|
990 |
void op_mfc0_mvpcontrol (void) |
991 |
{ |
992 |
T0 = env->mvp->CP0_MVPControl; |
993 |
RETURN(); |
994 |
} |
995 |
|
996 |
void op_mfc0_mvpconf0 (void) |
997 |
{ |
998 |
T0 = env->mvp->CP0_MVPConf0; |
999 |
RETURN(); |
1000 |
} |
1001 |
|
1002 |
void op_mfc0_mvpconf1 (void) |
1003 |
{ |
1004 |
T0 = env->mvp->CP0_MVPConf1; |
1005 |
RETURN(); |
1006 |
} |
1007 |
|
1008 |
void op_mfc0_random (void) |
1009 |
{ |
1010 |
CALL_FROM_TB0(do_mfc0_random); |
1011 |
RETURN(); |
1012 |
} |
1013 |
|
1014 |
void op_mfc0_vpecontrol (void) |
1015 |
{ |
1016 |
T0 = env->CP0_VPEControl; |
1017 |
RETURN(); |
1018 |
} |
1019 |
|
1020 |
void op_mfc0_vpeconf0 (void) |
1021 |
{ |
1022 |
T0 = env->CP0_VPEConf0; |
1023 |
RETURN(); |
1024 |
} |
1025 |
|
1026 |
void op_mfc0_vpeconf1 (void) |
1027 |
{ |
1028 |
T0 = env->CP0_VPEConf1; |
1029 |
RETURN(); |
1030 |
} |
1031 |
|
1032 |
void op_mfc0_yqmask (void) |
1033 |
{ |
1034 |
T0 = env->CP0_YQMask; |
1035 |
RETURN(); |
1036 |
} |
1037 |
|
1038 |
void op_mfc0_vpeschedule (void) |
1039 |
{ |
1040 |
T0 = env->CP0_VPESchedule; |
1041 |
RETURN(); |
1042 |
} |
1043 |
|
1044 |
void op_mfc0_vpeschefback (void) |
1045 |
{ |
1046 |
T0 = env->CP0_VPEScheFBack; |
1047 |
RETURN(); |
1048 |
} |
1049 |
|
1050 |
void op_mfc0_vpeopt (void) |
1051 |
{ |
1052 |
T0 = env->CP0_VPEOpt; |
1053 |
RETURN(); |
1054 |
} |
1055 |
|
1056 |
void op_mfc0_entrylo0 (void) |
1057 |
{ |
1058 |
T0 = (int32_t)env->CP0_EntryLo0; |
1059 |
RETURN(); |
1060 |
} |
1061 |
|
1062 |
void op_mfc0_tcstatus (void) |
1063 |
{ |
1064 |
T0 = env->CP0_TCStatus[env->current_tc]; |
1065 |
RETURN(); |
1066 |
} |
1067 |
|
1068 |
void op_mftc0_tcstatus(void) |
1069 |
{ |
1070 |
int other_tc = env->CP0_VPEControl & (0xff << CP0VPECo_TargTC); |
1071 |
|
1072 |
T0 = env->CP0_TCStatus[other_tc]; |
1073 |
RETURN(); |
1074 |
} |
1075 |
|
1076 |
void op_mfc0_tcbind (void) |
1077 |
{ |
1078 |
T0 = env->CP0_TCBind[env->current_tc]; |
1079 |
RETURN(); |
1080 |
} |
1081 |
|
1082 |
void op_mftc0_tcbind(void) |
1083 |
{ |
1084 |
int other_tc = env->CP0_VPEControl & (0xff << CP0VPECo_TargTC); |
1085 |
|
1086 |
T0 = env->CP0_TCBind[other_tc]; |
1087 |
RETURN(); |
1088 |
} |
1089 |
|
1090 |
void op_mfc0_tcrestart (void) |
1091 |
{ |
1092 |
T0 = env->PC[env->current_tc]; |
1093 |
RETURN(); |
1094 |
} |
1095 |
|
1096 |
void op_mftc0_tcrestart(void) |
1097 |
{ |
1098 |
int other_tc = env->CP0_VPEControl & (0xff << CP0VPECo_TargTC); |
1099 |
|
1100 |
T0 = env->PC[other_tc]; |
1101 |
RETURN(); |
1102 |
} |
1103 |
|
1104 |
void op_mfc0_tchalt (void) |
1105 |
{ |
1106 |
T0 = env->CP0_TCHalt[env->current_tc]; |
1107 |
RETURN(); |
1108 |
} |
1109 |
|
1110 |
void op_mftc0_tchalt(void) |
1111 |
{ |
1112 |
int other_tc = env->CP0_VPEControl & (0xff << CP0VPECo_TargTC); |
1113 |
|
1114 |
T0 = env->CP0_TCHalt[other_tc]; |
1115 |
RETURN(); |
1116 |
} |
1117 |
|
1118 |
void op_mfc0_tccontext (void) |
1119 |
{ |
1120 |
T0 = env->CP0_TCContext[env->current_tc]; |
1121 |
RETURN(); |
1122 |
} |
1123 |
|
1124 |
void op_mftc0_tccontext(void) |
1125 |
{ |
1126 |
int other_tc = env->CP0_VPEControl & (0xff << CP0VPECo_TargTC); |
1127 |
|
1128 |
T0 = env->CP0_TCContext[other_tc]; |
1129 |
RETURN(); |
1130 |
} |
1131 |
|
1132 |
void op_mfc0_tcschedule (void) |
1133 |
{ |
1134 |
T0 = env->CP0_TCSchedule[env->current_tc]; |
1135 |
RETURN(); |
1136 |
} |
1137 |
|
1138 |
void op_mftc0_tcschedule(void) |
1139 |
{ |
1140 |
int other_tc = env->CP0_VPEControl & (0xff << CP0VPECo_TargTC); |
1141 |
|
1142 |
T0 = env->CP0_TCSchedule[other_tc]; |
1143 |
RETURN(); |
1144 |
} |
1145 |
|
1146 |
void op_mfc0_tcschefback (void) |
1147 |
{ |
1148 |
T0 = env->CP0_TCScheFBack[env->current_tc]; |
1149 |
RETURN(); |
1150 |
} |
1151 |
|
1152 |
void op_mftc0_tcschefback(void) |
1153 |
{ |
1154 |
int other_tc = env->CP0_VPEControl & (0xff << CP0VPECo_TargTC); |
1155 |
|
1156 |
T0 = env->CP0_TCScheFBack[other_tc]; |
1157 |
RETURN(); |
1158 |
} |
1159 |
|
1160 |
void op_mfc0_entrylo1 (void) |
1161 |
{ |
1162 |
T0 = (int32_t)env->CP0_EntryLo1; |
1163 |
RETURN(); |
1164 |
} |
1165 |
|
1166 |
void op_mfc0_context (void) |
1167 |
{ |
1168 |
T0 = (int32_t)env->CP0_Context; |
1169 |
RETURN(); |
1170 |
} |
1171 |
|
1172 |
void op_mfc0_pagemask (void) |
1173 |
{ |
1174 |
T0 = env->CP0_PageMask; |
1175 |
RETURN(); |
1176 |
} |
1177 |
|
1178 |
void op_mfc0_pagegrain (void) |
1179 |
{ |
1180 |
T0 = env->CP0_PageGrain; |
1181 |
RETURN(); |
1182 |
} |
1183 |
|
1184 |
void op_mfc0_wired (void) |
1185 |
{ |
1186 |
T0 = env->CP0_Wired; |
1187 |
RETURN(); |
1188 |
} |
1189 |
|
1190 |
void op_mfc0_srsconf0 (void) |
1191 |
{ |
1192 |
T0 = env->CP0_SRSConf0; |
1193 |
RETURN(); |
1194 |
} |
1195 |
|
1196 |
void op_mfc0_srsconf1 (void) |
1197 |
{ |
1198 |
T0 = env->CP0_SRSConf1; |
1199 |
RETURN(); |
1200 |
} |
1201 |
|
1202 |
void op_mfc0_srsconf2 (void) |
1203 |
{ |
1204 |
T0 = env->CP0_SRSConf2; |
1205 |
RETURN(); |
1206 |
} |
1207 |
|
1208 |
void op_mfc0_srsconf3 (void) |
1209 |
{ |
1210 |
T0 = env->CP0_SRSConf3; |
1211 |
RETURN(); |
1212 |
} |
1213 |
|
1214 |
void op_mfc0_srsconf4 (void) |
1215 |
{ |
1216 |
T0 = env->CP0_SRSConf4; |
1217 |
RETURN(); |
1218 |
} |
1219 |
|
1220 |
void op_mfc0_hwrena (void) |
1221 |
{ |
1222 |
T0 = env->CP0_HWREna; |
1223 |
RETURN(); |
1224 |
} |
1225 |
|
1226 |
void op_mfc0_badvaddr (void) |
1227 |
{ |
1228 |
T0 = (int32_t)env->CP0_BadVAddr; |
1229 |
RETURN(); |
1230 |
} |
1231 |
|
1232 |
void op_mfc0_count (void) |
1233 |
{ |
1234 |
CALL_FROM_TB0(do_mfc0_count); |
1235 |
RETURN(); |
1236 |
} |
1237 |
|
1238 |
void op_mfc0_entryhi (void) |
1239 |
{ |
1240 |
T0 = (int32_t)env->CP0_EntryHi; |
1241 |
RETURN(); |
1242 |
} |
1243 |
|
1244 |
void op_mftc0_entryhi(void) |
1245 |
{ |
1246 |
int other_tc = env->CP0_VPEControl & (0xff << CP0VPECo_TargTC); |
1247 |
|
1248 |
T0 = (env->CP0_EntryHi & ~0xff) | (env->CP0_TCStatus[other_tc] & 0xff); |
1249 |
RETURN(); |
1250 |
} |
1251 |
|
1252 |
void op_mfc0_compare (void) |
1253 |
{ |
1254 |
T0 = env->CP0_Compare; |
1255 |
RETURN(); |
1256 |
} |
1257 |
|
1258 |
void op_mfc0_status (void) |
1259 |
{ |
1260 |
T0 = env->CP0_Status; |
1261 |
RETURN(); |
1262 |
} |
1263 |
|
1264 |
void op_mftc0_status(void) |
1265 |
{ |
1266 |
int other_tc = env->CP0_VPEControl & (0xff << CP0VPECo_TargTC); |
1267 |
uint32_t tcstatus = env->CP0_TCStatus[other_tc]; |
1268 |
|
1269 |
T0 = env->CP0_Status & ~0xf1000018;
|
1270 |
T0 |= tcstatus & (0xf << CP0TCSt_TCU0);
|
1271 |
T0 |= (tcstatus & (1 << CP0TCSt_TMX)) >> (CP0TCSt_TMX - CP0St_MX);
|
1272 |
T0 |= (tcstatus & (0x3 << CP0TCSt_TKSU)) >> (CP0TCSt_TKSU - CP0St_R0);
|
1273 |
RETURN(); |
1274 |
} |
1275 |
|
1276 |
void op_mfc0_intctl (void) |
1277 |
{ |
1278 |
T0 = env->CP0_IntCtl; |
1279 |
RETURN(); |
1280 |
} |
1281 |
|
1282 |
void op_mfc0_srsctl (void) |
1283 |
{ |
1284 |
T0 = env->CP0_SRSCtl; |
1285 |
RETURN(); |
1286 |
} |
1287 |
|
1288 |
void op_mfc0_srsmap (void) |
1289 |
{ |
1290 |
T0 = env->CP0_SRSMap; |
1291 |
RETURN(); |
1292 |
} |
1293 |
|
1294 |
void op_mfc0_cause (void) |
1295 |
{ |
1296 |
T0 = env->CP0_Cause; |
1297 |
RETURN(); |
1298 |
} |
1299 |
|
1300 |
void op_mfc0_epc (void) |
1301 |
{ |
1302 |
T0 = (int32_t)env->CP0_EPC; |
1303 |
RETURN(); |
1304 |
} |
1305 |
|
1306 |
void op_mfc0_prid (void) |
1307 |
{ |
1308 |
T0 = env->CP0_PRid; |
1309 |
RETURN(); |
1310 |
} |
1311 |
|
1312 |
void op_mfc0_ebase (void) |
1313 |
{ |
1314 |
T0 = env->CP0_EBase; |
1315 |
RETURN(); |
1316 |
} |
1317 |
|
1318 |
void op_mfc0_config0 (void) |
1319 |
{ |
1320 |
T0 = env->CP0_Config0; |
1321 |
RETURN(); |
1322 |
} |
1323 |
|
1324 |
void op_mfc0_config1 (void) |
1325 |
{ |
1326 |
T0 = env->CP0_Config1; |
1327 |
RETURN(); |
1328 |
} |
1329 |
|
1330 |
void op_mfc0_config2 (void) |
1331 |
{ |
1332 |
T0 = env->CP0_Config2; |
1333 |
RETURN(); |
1334 |
} |
1335 |
|
1336 |
void op_mfc0_config3 (void) |
1337 |
{ |
1338 |
T0 = env->CP0_Config3; |
1339 |
RETURN(); |
1340 |
} |
1341 |
|
1342 |
void op_mfc0_config6 (void) |
1343 |
{ |
1344 |
T0 = env->CP0_Config6; |
1345 |
RETURN(); |
1346 |
} |
1347 |
|
1348 |
void op_mfc0_config7 (void) |
1349 |
{ |
1350 |
T0 = env->CP0_Config7; |
1351 |
RETURN(); |
1352 |
} |
1353 |
|
1354 |
void op_mfc0_lladdr (void) |
1355 |
{ |
1356 |
T0 = (int32_t)env->CP0_LLAddr >> 4;
|
1357 |
RETURN(); |
1358 |
} |
1359 |
|
1360 |
void op_mfc0_watchlo (void) |
1361 |
{ |
1362 |
T0 = (int32_t)env->CP0_WatchLo[PARAM1]; |
1363 |
RETURN(); |
1364 |
} |
1365 |
|
1366 |
void op_mfc0_watchhi (void) |
1367 |
{ |
1368 |
T0 = env->CP0_WatchHi[PARAM1]; |
1369 |
RETURN(); |
1370 |
} |
1371 |
|
1372 |
void op_mfc0_xcontext (void) |
1373 |
{ |
1374 |
T0 = (int32_t)env->CP0_XContext; |
1375 |
RETURN(); |
1376 |
} |
1377 |
|
1378 |
void op_mfc0_framemask (void) |
1379 |
{ |
1380 |
T0 = env->CP0_Framemask; |
1381 |
RETURN(); |
1382 |
} |
1383 |
|
1384 |
void op_mfc0_debug (void) |
1385 |
{ |
1386 |
T0 = env->CP0_Debug; |
1387 |
if (env->hflags & MIPS_HFLAG_DM)
|
1388 |
T0 |= 1 << CP0DB_DM;
|
1389 |
RETURN(); |
1390 |
} |
1391 |
|
1392 |
void op_mftc0_debug(void) |
1393 |
{ |
1394 |
int other_tc = env->CP0_VPEControl & (0xff << CP0VPECo_TargTC); |
1395 |
|
1396 |
/* XXX: Might be wrong, check with EJTAG spec. */
|
1397 |
T0 = (env->CP0_Debug & ~((1 << CP0DB_SSt) | (1 << CP0DB_Halt))) | |
1398 |
(env->CP0_Debug_tcstatus[other_tc] & |
1399 |
((1 << CP0DB_SSt) | (1 << CP0DB_Halt))); |
1400 |
RETURN(); |
1401 |
} |
1402 |
|
1403 |
void op_mfc0_depc (void) |
1404 |
{ |
1405 |
T0 = (int32_t)env->CP0_DEPC; |
1406 |
RETURN(); |
1407 |
} |
1408 |
|
1409 |
void op_mfc0_performance0 (void) |
1410 |
{ |
1411 |
T0 = env->CP0_Performance0; |
1412 |
RETURN(); |
1413 |
} |
1414 |
|
1415 |
void op_mfc0_taglo (void) |
1416 |
{ |
1417 |
T0 = env->CP0_TagLo; |
1418 |
RETURN(); |
1419 |
} |
1420 |
|
1421 |
void op_mfc0_datalo (void) |
1422 |
{ |
1423 |
T0 = env->CP0_DataLo; |
1424 |
RETURN(); |
1425 |
} |
1426 |
|
1427 |
void op_mfc0_taghi (void) |
1428 |
{ |
1429 |
T0 = env->CP0_TagHi; |
1430 |
RETURN(); |
1431 |
} |
1432 |
|
1433 |
void op_mfc0_datahi (void) |
1434 |
{ |
1435 |
T0 = env->CP0_DataHi; |
1436 |
RETURN(); |
1437 |
} |
1438 |
|
1439 |
void op_mfc0_errorepc (void) |
1440 |
{ |
1441 |
T0 = (int32_t)env->CP0_ErrorEPC; |
1442 |
RETURN(); |
1443 |
} |
1444 |
|
1445 |
void op_mfc0_desave (void) |
1446 |
{ |
1447 |
T0 = env->CP0_DESAVE; |
1448 |
RETURN(); |
1449 |
} |
1450 |
|
1451 |
void op_mtc0_index (void) |
1452 |
{ |
1453 |
int num = 1; |
1454 |
unsigned int tmp = env->tlb->nb_tlb; |
1455 |
|
1456 |
do {
|
1457 |
tmp >>= 1;
|
1458 |
num <<= 1;
|
1459 |
} while (tmp);
|
1460 |
env->CP0_Index = (env->CP0_Index & 0x80000000) | (T0 & (num - 1)); |
1461 |
RETURN(); |
1462 |
} |
1463 |
|
1464 |
void op_mtc0_mvpcontrol (void) |
1465 |
{ |
1466 |
uint32_t mask = 0;
|
1467 |
uint32_t newval; |
1468 |
|
1469 |
if (env->CP0_VPEConf0 & (1 << CP0VPEC0_MVP)) |
1470 |
mask |= (1 << CP0MVPCo_CPA) | (1 << CP0MVPCo_VPC) | |
1471 |
(1 << CP0MVPCo_EVP);
|
1472 |
if (env->mvp->CP0_MVPControl & (1 << CP0MVPCo_VPC)) |
1473 |
mask |= (1 << CP0MVPCo_STLB);
|
1474 |
newval = (env->mvp->CP0_MVPControl & ~mask) | (T0 & mask); |
1475 |
|
1476 |
// TODO: Enable/disable shared TLB, enable/disable VPEs.
|
1477 |
|
1478 |
env->mvp->CP0_MVPControl = newval; |
1479 |
RETURN(); |
1480 |
} |
1481 |
|
1482 |
void op_mtc0_vpecontrol (void) |
1483 |
{ |
1484 |
uint32_t mask; |
1485 |
uint32_t newval; |
1486 |
|
1487 |
mask = (1 << CP0VPECo_YSI) | (1 << CP0VPECo_GSI) | |
1488 |
(1 << CP0VPECo_TE) | (0xff << CP0VPECo_TargTC); |
1489 |
newval = (env->CP0_VPEControl & ~mask) | (T0 & mask); |
1490 |
|
1491 |
/* Yield scheduler intercept not implemented. */
|
1492 |
/* Gating storage scheduler intercept not implemented. */
|
1493 |
|
1494 |
// TODO: Enable/disable TCs.
|
1495 |
|
1496 |
env->CP0_VPEControl = newval; |
1497 |
RETURN(); |
1498 |
} |
1499 |
|
1500 |
void op_mtc0_vpeconf0 (void) |
1501 |
{ |
1502 |
uint32_t mask = 0;
|
1503 |
uint32_t newval; |
1504 |
|
1505 |
if (env->CP0_VPEConf0 & (1 << CP0VPEC0_MVP)) { |
1506 |
if (env->CP0_VPEConf0 & (1 << CP0VPEC0_VPA)) |
1507 |
mask |= (0xff << CP0VPEC0_XTC);
|
1508 |
mask |= (1 << CP0VPEC0_MVP) | (1 << CP0VPEC0_VPA); |
1509 |
} |
1510 |
newval = (env->CP0_VPEConf0 & ~mask) | (T0 & mask); |
1511 |
|
1512 |
// TODO: TC exclusive handling due to ERL/EXL.
|
1513 |
|
1514 |
env->CP0_VPEConf0 = newval; |
1515 |
RETURN(); |
1516 |
} |
1517 |
|
1518 |
void op_mtc0_vpeconf1 (void) |
1519 |
{ |
1520 |
uint32_t mask = 0;
|
1521 |
uint32_t newval; |
1522 |
|
1523 |
if (env->mvp->CP0_MVPControl & (1 << CP0MVPCo_VPC)) |
1524 |
mask |= (0xff << CP0VPEC1_NCX) | (0xff << CP0VPEC1_NCP2) | |
1525 |
(0xff << CP0VPEC1_NCP1);
|
1526 |
newval = (env->CP0_VPEConf1 & ~mask) | (T0 & mask); |
1527 |
|
1528 |
/* UDI not implemented. */
|
1529 |
/* CP2 not implemented. */
|
1530 |
|
1531 |
// TODO: Handle FPU (CP1) binding.
|
1532 |
|
1533 |
env->CP0_VPEConf1 = newval; |
1534 |
RETURN(); |
1535 |
} |
1536 |
|
1537 |
void op_mtc0_yqmask (void) |
1538 |
{ |
1539 |
/* Yield qualifier inputs not implemented. */
|
1540 |
env->CP0_YQMask = 0x00000000;
|
1541 |
RETURN(); |
1542 |
} |
1543 |
|
1544 |
void op_mtc0_vpeschedule (void) |
1545 |
{ |
1546 |
env->CP0_VPESchedule = T0; |
1547 |
RETURN(); |
1548 |
} |
1549 |
|
1550 |
void op_mtc0_vpeschefback (void) |
1551 |
{ |
1552 |
env->CP0_VPEScheFBack = T0; |
1553 |
RETURN(); |
1554 |
} |
1555 |
|
1556 |
void op_mtc0_vpeopt (void) |
1557 |
{ |
1558 |
env->CP0_VPEOpt = T0 & 0x0000ffff;
|
1559 |
RETURN(); |
1560 |
} |
1561 |
|
1562 |
void op_mtc0_entrylo0 (void) |
1563 |
{ |
1564 |
/* Large physaddr not implemented */
|
1565 |
/* 1k pages not implemented */
|
1566 |
env->CP0_EntryLo0 = T0 & 0x3FFFFFFF;
|
1567 |
RETURN(); |
1568 |
} |
1569 |
|
1570 |
void op_mtc0_tcstatus (void) |
1571 |
{ |
1572 |
uint32_t mask = env->CP0_TCStatus_rw_bitmask; |
1573 |
uint32_t newval; |
1574 |
|
1575 |
newval = (env->CP0_TCStatus[env->current_tc] & ~mask) | (T0 & mask); |
1576 |
|
1577 |
// TODO: Sync with CP0_Status.
|
1578 |
|
1579 |
env->CP0_TCStatus[env->current_tc] = newval; |
1580 |
RETURN(); |
1581 |
} |
1582 |
|
1583 |
void op_mttc0_tcstatus (void) |
1584 |
{ |
1585 |
int other_tc = env->CP0_VPEControl & (0xff << CP0VPECo_TargTC); |
1586 |
|
1587 |
// TODO: Sync with CP0_Status.
|
1588 |
|
1589 |
env->CP0_TCStatus[other_tc] = T0; |
1590 |
RETURN(); |
1591 |
} |
1592 |
|
1593 |
void op_mtc0_tcbind (void) |
1594 |
{ |
1595 |
uint32_t mask = (1 << CP0TCBd_TBE);
|
1596 |
uint32_t newval; |
1597 |
|
1598 |
if (env->mvp->CP0_MVPControl & (1 << CP0MVPCo_VPC)) |
1599 |
mask |= (1 << CP0TCBd_CurVPE);
|
1600 |
newval = (env->CP0_TCBind[env->current_tc] & ~mask) | (T0 & mask); |
1601 |
env->CP0_TCBind[env->current_tc] = newval; |
1602 |
RETURN(); |
1603 |
} |
1604 |
|
1605 |
void op_mttc0_tcbind (void) |
1606 |
{ |
1607 |
int other_tc = env->CP0_VPEControl & (0xff << CP0VPECo_TargTC); |
1608 |
uint32_t mask = (1 << CP0TCBd_TBE);
|
1609 |
uint32_t newval; |
1610 |
|
1611 |
if (env->mvp->CP0_MVPControl & (1 << CP0MVPCo_VPC)) |
1612 |
mask |= (1 << CP0TCBd_CurVPE);
|
1613 |
newval = (env->CP0_TCBind[other_tc] & ~mask) | (T0 & mask); |
1614 |
env->CP0_TCBind[other_tc] = newval; |
1615 |
RETURN(); |
1616 |
} |
1617 |
|
1618 |
void op_mtc0_tcrestart (void) |
1619 |
{ |
1620 |
env->PC[env->current_tc] = T0; |
1621 |
env->CP0_TCStatus[env->current_tc] &= ~(1 << CP0TCSt_TDS);
|
1622 |
env->CP0_LLAddr = 0ULL;
|
1623 |
/* MIPS16 not implemented. */
|
1624 |
RETURN(); |
1625 |
} |
1626 |
|
1627 |
void op_mttc0_tcrestart (void) |
1628 |
{ |
1629 |
int other_tc = env->CP0_VPEControl & (0xff << CP0VPECo_TargTC); |
1630 |
|
1631 |
env->PC[other_tc] = T0; |
1632 |
env->CP0_TCStatus[other_tc] &= ~(1 << CP0TCSt_TDS);
|
1633 |
env->CP0_LLAddr = 0ULL;
|
1634 |
/* MIPS16 not implemented. */
|
1635 |
RETURN(); |
1636 |
} |
1637 |
|
1638 |
void op_mtc0_tchalt (void) |
1639 |
{ |
1640 |
env->CP0_TCHalt[env->current_tc] = T0 & 0x1;
|
1641 |
|
1642 |
// TODO: Halt TC / Restart (if allocated+active) TC.
|
1643 |
|
1644 |
RETURN(); |
1645 |
} |
1646 |
|
1647 |
void op_mttc0_tchalt (void) |
1648 |
{ |
1649 |
int other_tc = env->CP0_VPEControl & (0xff << CP0VPECo_TargTC); |
1650 |
|
1651 |
// TODO: Halt TC / Restart (if allocated+active) TC.
|
1652 |
|
1653 |
env->CP0_TCHalt[other_tc] = T0; |
1654 |
RETURN(); |
1655 |
} |
1656 |
|
1657 |
void op_mtc0_tccontext (void) |
1658 |
{ |
1659 |
env->CP0_TCContext[env->current_tc] = T0; |
1660 |
RETURN(); |
1661 |
} |
1662 |
|
1663 |
void op_mttc0_tccontext (void) |
1664 |
{ |
1665 |
int other_tc = env->CP0_VPEControl & (0xff << CP0VPECo_TargTC); |
1666 |
|
1667 |
env->CP0_TCContext[other_tc] = T0; |
1668 |
RETURN(); |
1669 |
} |
1670 |
|
1671 |
void op_mtc0_tcschedule (void) |
1672 |
{ |
1673 |
env->CP0_TCSchedule[env->current_tc] = T0; |
1674 |
RETURN(); |
1675 |
} |
1676 |
|
1677 |
void op_mttc0_tcschedule (void) |
1678 |
{ |
1679 |
int other_tc = env->CP0_VPEControl & (0xff << CP0VPECo_TargTC); |
1680 |
|
1681 |
env->CP0_TCSchedule[other_tc] = T0; |
1682 |
RETURN(); |
1683 |
} |
1684 |
|
1685 |
void op_mtc0_tcschefback (void) |
1686 |
{ |
1687 |
env->CP0_TCScheFBack[env->current_tc] = T0; |
1688 |
RETURN(); |
1689 |
} |
1690 |
|
1691 |
void op_mttc0_tcschefback (void) |
1692 |
{ |
1693 |
int other_tc = env->CP0_VPEControl & (0xff << CP0VPECo_TargTC); |
1694 |
|
1695 |
env->CP0_TCScheFBack[other_tc] = T0; |
1696 |
RETURN(); |
1697 |
} |
1698 |
|
1699 |
void op_mtc0_entrylo1 (void) |
1700 |
{ |
1701 |
/* Large physaddr not implemented */
|
1702 |
/* 1k pages not implemented */
|
1703 |
env->CP0_EntryLo1 = T0 & 0x3FFFFFFF;
|
1704 |
RETURN(); |
1705 |
} |
1706 |
|
1707 |
void op_mtc0_context (void) |
1708 |
{ |
1709 |
env->CP0_Context = (env->CP0_Context & 0x007FFFFF) | (T0 & ~0x007FFFFF); |
1710 |
RETURN(); |
1711 |
} |
1712 |
|
1713 |
void op_mtc0_pagemask (void) |
1714 |
{ |
1715 |
/* 1k pages not implemented */
|
1716 |
env->CP0_PageMask = T0 & (0x1FFFFFFF & (TARGET_PAGE_MASK << 1)); |
1717 |
RETURN(); |
1718 |
} |
1719 |
|
1720 |
void op_mtc0_pagegrain (void) |
1721 |
{ |
1722 |
/* SmartMIPS not implemented */
|
1723 |
/* Large physaddr not implemented */
|
1724 |
/* 1k pages not implemented */
|
1725 |
env->CP0_PageGrain = 0;
|
1726 |
RETURN(); |
1727 |
} |
1728 |
|
1729 |
void op_mtc0_wired (void) |
1730 |
{ |
1731 |
env->CP0_Wired = T0 % env->tlb->nb_tlb; |
1732 |
RETURN(); |
1733 |
} |
1734 |
|
1735 |
void op_mtc0_srsconf0 (void) |
1736 |
{ |
1737 |
env->CP0_SRSConf0 |= T0 & env->CP0_SRSConf0_rw_bitmask; |
1738 |
RETURN(); |
1739 |
} |
1740 |
|
1741 |
void op_mtc0_srsconf1 (void) |
1742 |
{ |
1743 |
env->CP0_SRSConf1 |= T0 & env->CP0_SRSConf1_rw_bitmask; |
1744 |
RETURN(); |
1745 |
} |
1746 |
|
1747 |
void op_mtc0_srsconf2 (void) |
1748 |
{ |
1749 |
env->CP0_SRSConf2 |= T0 & env->CP0_SRSConf2_rw_bitmask; |
1750 |
RETURN(); |
1751 |
} |
1752 |
|
1753 |
void op_mtc0_srsconf3 (void) |
1754 |
{ |
1755 |
env->CP0_SRSConf3 |= T0 & env->CP0_SRSConf3_rw_bitmask; |
1756 |
RETURN(); |
1757 |
} |
1758 |
|
1759 |
void op_mtc0_srsconf4 (void) |
1760 |
{ |
1761 |
env->CP0_SRSConf4 |= T0 & env->CP0_SRSConf4_rw_bitmask; |
1762 |
RETURN(); |
1763 |
} |
1764 |
|
1765 |
void op_mtc0_hwrena (void) |
1766 |
{ |
1767 |
env->CP0_HWREna = T0 & 0x0000000F;
|
1768 |
RETURN(); |
1769 |
} |
1770 |
|
1771 |
void op_mtc0_count (void) |
1772 |
{ |
1773 |
CALL_FROM_TB2(cpu_mips_store_count, env, T0); |
1774 |
RETURN(); |
1775 |
} |
1776 |
|
1777 |
void op_mtc0_entryhi (void) |
1778 |
{ |
1779 |
target_ulong old, val; |
1780 |
|
1781 |
/* 1k pages not implemented */
|
1782 |
val = T0 & ((TARGET_PAGE_MASK << 1) | 0xFF); |
1783 |
#if defined(TARGET_MIPSN32) || defined(TARGET_MIPS64)
|
1784 |
val &= env->SEGMask; |
1785 |
#endif
|
1786 |
old = env->CP0_EntryHi; |
1787 |
env->CP0_EntryHi = val; |
1788 |
if (env->CP0_Config3 & (1 << CP0C3_MT)) { |
1789 |
uint32_t tcst = env->CP0_TCStatus[env->current_tc] & ~0xff;
|
1790 |
env->CP0_TCStatus[env->current_tc] = tcst | (val & 0xff);
|
1791 |
} |
1792 |
/* If the ASID changes, flush qemu's TLB. */
|
1793 |
if ((old & 0xFF) != (val & 0xFF)) |
1794 |
CALL_FROM_TB2(cpu_mips_tlb_flush, env, 1);
|
1795 |
RETURN(); |
1796 |
} |
1797 |
|
1798 |
void op_mttc0_entryhi(void) |
1799 |
{ |
1800 |
int other_tc = env->CP0_VPEControl & (0xff << CP0VPECo_TargTC); |
1801 |
|
1802 |
env->CP0_EntryHi = (env->CP0_EntryHi & 0xff) | (T0 & ~0xff); |
1803 |
env->CP0_TCStatus[other_tc] = (env->CP0_TCStatus[other_tc] & ~0xff) | (T0 & 0xff); |
1804 |
RETURN(); |
1805 |
} |
1806 |
|
1807 |
void op_mtc0_compare (void) |
1808 |
{ |
1809 |
CALL_FROM_TB2(cpu_mips_store_compare, env, T0); |
1810 |
RETURN(); |
1811 |
} |
1812 |
|
1813 |
void op_mtc0_status (void) |
1814 |
{ |
1815 |
uint32_t val, old; |
1816 |
uint32_t mask = env->CP0_Status_rw_bitmask; |
1817 |
|
1818 |
val = T0 & mask; |
1819 |
old = env->CP0_Status; |
1820 |
env->CP0_Status = (env->CP0_Status & ~mask) | val; |
1821 |
CALL_FROM_TB1(compute_hflags, env); |
1822 |
if (loglevel & CPU_LOG_EXEC)
|
1823 |
CALL_FROM_TB2(do_mtc0_status_debug, old, val); |
1824 |
CALL_FROM_TB1(cpu_mips_update_irq, env); |
1825 |
RETURN(); |
1826 |
} |
1827 |
|
1828 |
void op_mttc0_status(void) |
1829 |
{ |
1830 |
int other_tc = env->CP0_VPEControl & (0xff << CP0VPECo_TargTC); |
1831 |
uint32_t tcstatus = env->CP0_TCStatus[other_tc]; |
1832 |
|
1833 |
env->CP0_Status = T0 & ~0xf1000018;
|
1834 |
tcstatus = (tcstatus & ~(0xf << CP0TCSt_TCU0)) | (T0 & (0xf << CP0St_CU0)); |
1835 |
tcstatus = (tcstatus & ~(1 << CP0TCSt_TMX)) | ((T0 & (1 << CP0St_MX)) << (CP0TCSt_TMX - CP0St_MX)); |
1836 |
tcstatus = (tcstatus & ~(0x3 << CP0TCSt_TKSU)) | ((T0 & (0x3 << CP0St_R0)) << (CP0TCSt_TKSU - CP0St_R0)); |
1837 |
env->CP0_TCStatus[other_tc] = tcstatus; |
1838 |
RETURN(); |
1839 |
} |
1840 |
|
1841 |
void op_mtc0_intctl (void) |
1842 |
{ |
1843 |
/* vectored interrupts not implemented, no performance counters. */
|
1844 |
env->CP0_IntCtl = (env->CP0_IntCtl & ~0x000002e0) | (T0 & 0x000002e0); |
1845 |
RETURN(); |
1846 |
} |
1847 |
|
1848 |
void op_mtc0_srsctl (void) |
1849 |
{ |
1850 |
uint32_t mask = (0xf << CP0SRSCtl_ESS) | (0xf << CP0SRSCtl_PSS); |
1851 |
env->CP0_SRSCtl = (env->CP0_SRSCtl & ~mask) | (T0 & mask); |
1852 |
RETURN(); |
1853 |
} |
1854 |
|
1855 |
void op_mtc0_srsmap (void) |
1856 |
{ |
1857 |
env->CP0_SRSMap = T0; |
1858 |
RETURN(); |
1859 |
} |
1860 |
|
1861 |
void op_mtc0_cause (void) |
1862 |
{ |
1863 |
uint32_t mask = 0x00C00300;
|
1864 |
uint32_t old = env->CP0_Cause; |
1865 |
|
1866 |
if (env->insn_flags & ISA_MIPS32R2)
|
1867 |
mask |= 1 << CP0Ca_DC;
|
1868 |
|
1869 |
env->CP0_Cause = (env->CP0_Cause & ~mask) | (T0 & mask); |
1870 |
|
1871 |
if ((old ^ env->CP0_Cause) & (1 << CP0Ca_DC)) { |
1872 |
if (env->CP0_Cause & (1 << CP0Ca_DC)) |
1873 |
CALL_FROM_TB1(cpu_mips_stop_count, env); |
1874 |
else
|
1875 |
CALL_FROM_TB1(cpu_mips_start_count, env); |
1876 |
} |
1877 |
|
1878 |
/* Handle the software interrupt as an hardware one, as they
|
1879 |
are very similar */
|
1880 |
if (T0 & CP0Ca_IP_mask) {
|
1881 |
CALL_FROM_TB1(cpu_mips_update_irq, env); |
1882 |
} |
1883 |
RETURN(); |
1884 |
} |
1885 |
|
1886 |
void op_mtc0_epc (void) |
1887 |
{ |
1888 |
env->CP0_EPC = T0; |
1889 |
RETURN(); |
1890 |
} |
1891 |
|
1892 |
void op_mtc0_ebase (void) |
1893 |
{ |
1894 |
/* vectored interrupts not implemented */
|
1895 |
/* Multi-CPU not implemented */
|
1896 |
env->CP0_EBase = 0x80000000 | (T0 & 0x3FFFF000); |
1897 |
RETURN(); |
1898 |
} |
1899 |
|
1900 |
void op_mtc0_config0 (void) |
1901 |
{ |
1902 |
env->CP0_Config0 = (env->CP0_Config0 & 0x81FFFFF8) | (T0 & 0x00000007); |
1903 |
RETURN(); |
1904 |
} |
1905 |
|
1906 |
void op_mtc0_config2 (void) |
1907 |
{ |
1908 |
/* tertiary/secondary caches not implemented */
|
1909 |
env->CP0_Config2 = (env->CP0_Config2 & 0x8FFF0FFF);
|
1910 |
RETURN(); |
1911 |
} |
1912 |
|
1913 |
void op_mtc0_watchlo (void) |
1914 |
{ |
1915 |
/* Watch exceptions for instructions, data loads, data stores
|
1916 |
not implemented. */
|
1917 |
env->CP0_WatchLo[PARAM1] = (T0 & ~0x7);
|
1918 |
RETURN(); |
1919 |
} |
1920 |
|
1921 |
void op_mtc0_watchhi (void) |
1922 |
{ |
1923 |
env->CP0_WatchHi[PARAM1] = (T0 & 0x40FF0FF8);
|
1924 |
env->CP0_WatchHi[PARAM1] &= ~(env->CP0_WatchHi[PARAM1] & T0 & 0x7);
|
1925 |
RETURN(); |
1926 |
} |
1927 |
|
1928 |
void op_mtc0_xcontext (void) |
1929 |
{ |
1930 |
target_ulong mask = (1ULL << (env->SEGBITS - 7)) - 1; |
1931 |
env->CP0_XContext = (env->CP0_XContext & mask) | (T0 & ~mask); |
1932 |
RETURN(); |
1933 |
} |
1934 |
|
1935 |
void op_mtc0_framemask (void) |
1936 |
{ |
1937 |
env->CP0_Framemask = T0; /* XXX */
|
1938 |
RETURN(); |
1939 |
} |
1940 |
|
1941 |
void op_mtc0_debug (void) |
1942 |
{ |
1943 |
env->CP0_Debug = (env->CP0_Debug & 0x8C03FC1F) | (T0 & 0x13300120); |
1944 |
if (T0 & (1 << CP0DB_DM)) |
1945 |
env->hflags |= MIPS_HFLAG_DM; |
1946 |
else
|
1947 |
env->hflags &= ~MIPS_HFLAG_DM; |
1948 |
RETURN(); |
1949 |
} |
1950 |
|
1951 |
void op_mttc0_debug(void) |
1952 |
{ |
1953 |
int other_tc = env->CP0_VPEControl & (0xff << CP0VPECo_TargTC); |
1954 |
|
1955 |
/* XXX: Might be wrong, check with EJTAG spec. */
|
1956 |
env->CP0_Debug_tcstatus[other_tc] = T0 & ((1 << CP0DB_SSt) | (1 << CP0DB_Halt)); |
1957 |
env->CP0_Debug = (env->CP0_Debug & ((1 << CP0DB_SSt) | (1 << CP0DB_Halt))) | |
1958 |
(T0 & ~((1 << CP0DB_SSt) | (1 << CP0DB_Halt))); |
1959 |
RETURN(); |
1960 |
} |
1961 |
|
1962 |
void op_mtc0_depc (void) |
1963 |
{ |
1964 |
env->CP0_DEPC = T0; |
1965 |
RETURN(); |
1966 |
} |
1967 |
|
1968 |
void op_mtc0_performance0 (void) |
1969 |
{ |
1970 |
env->CP0_Performance0 = T0; /* XXX */
|
1971 |
RETURN(); |
1972 |
} |
1973 |
|
1974 |
void op_mtc0_taglo (void) |
1975 |
{ |
1976 |
env->CP0_TagLo = T0 & 0xFFFFFCF6;
|
1977 |
RETURN(); |
1978 |
} |
1979 |
|
1980 |
void op_mtc0_datalo (void) |
1981 |
{ |
1982 |
env->CP0_DataLo = T0; /* XXX */
|
1983 |
RETURN(); |
1984 |
} |
1985 |
|
1986 |
void op_mtc0_taghi (void) |
1987 |
{ |
1988 |
env->CP0_TagHi = T0; /* XXX */
|
1989 |
RETURN(); |
1990 |
} |
1991 |
|
1992 |
void op_mtc0_datahi (void) |
1993 |
{ |
1994 |
env->CP0_DataHi = T0; /* XXX */
|
1995 |
RETURN(); |
1996 |
} |
1997 |
|
1998 |
void op_mtc0_errorepc (void) |
1999 |
{ |
2000 |
env->CP0_ErrorEPC = T0; |
2001 |
RETURN(); |
2002 |
} |
2003 |
|
2004 |
void op_mtc0_desave (void) |
2005 |
{ |
2006 |
env->CP0_DESAVE = T0; |
2007 |
RETURN(); |
2008 |
} |
2009 |
|
2010 |
#if defined(TARGET_MIPSN32) || defined(TARGET_MIPS64)
|
2011 |
void op_dmfc0_yqmask (void) |
2012 |
{ |
2013 |
T0 = env->CP0_YQMask; |
2014 |
RETURN(); |
2015 |
} |
2016 |
|
2017 |
void op_dmfc0_vpeschedule (void) |
2018 |
{ |
2019 |
T0 = env->CP0_VPESchedule; |
2020 |
RETURN(); |
2021 |
} |
2022 |
|
2023 |
void op_dmfc0_vpeschefback (void) |
2024 |
{ |
2025 |
T0 = env->CP0_VPEScheFBack; |
2026 |
RETURN(); |
2027 |
} |
2028 |
|
2029 |
void op_dmfc0_entrylo0 (void) |
2030 |
{ |
2031 |
T0 = env->CP0_EntryLo0; |
2032 |
RETURN(); |
2033 |
} |
2034 |
|
2035 |
void op_dmfc0_tcrestart (void) |
2036 |
{ |
2037 |
T0 = env->PC[env->current_tc]; |
2038 |
RETURN(); |
2039 |
} |
2040 |
|
2041 |
void op_dmfc0_tchalt (void) |
2042 |
{ |
2043 |
T0 = env->CP0_TCHalt[env->current_tc]; |
2044 |
RETURN(); |
2045 |
} |
2046 |
|
2047 |
void op_dmfc0_tccontext (void) |
2048 |
{ |
2049 |
T0 = env->CP0_TCContext[env->current_tc]; |
2050 |
RETURN(); |
2051 |
} |
2052 |
|
2053 |
void op_dmfc0_tcschedule (void) |
2054 |
{ |
2055 |
T0 = env->CP0_TCSchedule[env->current_tc]; |
2056 |
RETURN(); |
2057 |
} |
2058 |
|
2059 |
void op_dmfc0_tcschefback (void) |
2060 |
{ |
2061 |
T0 = env->CP0_TCScheFBack[env->current_tc]; |
2062 |
RETURN(); |
2063 |
} |
2064 |
|
2065 |
void op_dmfc0_entrylo1 (void) |
2066 |
{ |
2067 |
T0 = env->CP0_EntryLo1; |
2068 |
RETURN(); |
2069 |
} |
2070 |
|
2071 |
void op_dmfc0_context (void) |
2072 |
{ |
2073 |
T0 = env->CP0_Context; |
2074 |
RETURN(); |
2075 |
} |
2076 |
|
2077 |
void op_dmfc0_badvaddr (void) |
2078 |
{ |
2079 |
T0 = env->CP0_BadVAddr; |
2080 |
RETURN(); |
2081 |
} |
2082 |
|
2083 |
void op_dmfc0_entryhi (void) |
2084 |
{ |
2085 |
T0 = env->CP0_EntryHi; |
2086 |
RETURN(); |
2087 |
} |
2088 |
|
2089 |
void op_dmfc0_epc (void) |
2090 |
{ |
2091 |
T0 = env->CP0_EPC; |
2092 |
RETURN(); |
2093 |
} |
2094 |
|
2095 |
void op_dmfc0_lladdr (void) |
2096 |
{ |
2097 |
T0 = env->CP0_LLAddr >> 4;
|
2098 |
RETURN(); |
2099 |
} |
2100 |
|
2101 |
void op_dmfc0_watchlo (void) |
2102 |
{ |
2103 |
T0 = env->CP0_WatchLo[PARAM1]; |
2104 |
RETURN(); |
2105 |
} |
2106 |
|
2107 |
void op_dmfc0_xcontext (void) |
2108 |
{ |
2109 |
T0 = env->CP0_XContext; |
2110 |
RETURN(); |
2111 |
} |
2112 |
|
2113 |
void op_dmfc0_depc (void) |
2114 |
{ |
2115 |
T0 = env->CP0_DEPC; |
2116 |
RETURN(); |
2117 |
} |
2118 |
|
2119 |
void op_dmfc0_errorepc (void) |
2120 |
{ |
2121 |
T0 = env->CP0_ErrorEPC; |
2122 |
RETURN(); |
2123 |
} |
2124 |
#endif /* TARGET_MIPSN32 || TARGET_MIPS64 */ |
2125 |
|
2126 |
/* MIPS MT functions */
|
2127 |
void op_mftgpr(void) |
2128 |
{ |
2129 |
int other_tc = env->CP0_VPEControl & (0xff << CP0VPECo_TargTC); |
2130 |
|
2131 |
T0 = env->gpr[PARAM1][other_tc]; |
2132 |
RETURN(); |
2133 |
} |
2134 |
|
2135 |
void op_mftlo(void) |
2136 |
{ |
2137 |
int other_tc = env->CP0_VPEControl & (0xff << CP0VPECo_TargTC); |
2138 |
|
2139 |
T0 = env->LO[PARAM1][other_tc]; |
2140 |
RETURN(); |
2141 |
} |
2142 |
|
2143 |
void op_mfthi(void) |
2144 |
{ |
2145 |
int other_tc = env->CP0_VPEControl & (0xff << CP0VPECo_TargTC); |
2146 |
|
2147 |
T0 = env->HI[PARAM1][other_tc]; |
2148 |
RETURN(); |
2149 |
} |
2150 |
|
2151 |
void op_mftacx(void) |
2152 |
{ |
2153 |
int other_tc = env->CP0_VPEControl & (0xff << CP0VPECo_TargTC); |
2154 |
|
2155 |
T0 = env->ACX[PARAM1][other_tc]; |
2156 |
RETURN(); |
2157 |
} |
2158 |
|
2159 |
void op_mftdsp(void) |
2160 |
{ |
2161 |
int other_tc = env->CP0_VPEControl & (0xff << CP0VPECo_TargTC); |
2162 |
|
2163 |
T0 = env->DSPControl[other_tc]; |
2164 |
RETURN(); |
2165 |
} |
2166 |
|
2167 |
void op_mttgpr(void) |
2168 |
{ |
2169 |
int other_tc = env->CP0_VPEControl & (0xff << CP0VPECo_TargTC); |
2170 |
|
2171 |
T0 = env->gpr[PARAM1][other_tc]; |
2172 |
RETURN(); |
2173 |
} |
2174 |
|
2175 |
void op_mttlo(void) |
2176 |
{ |
2177 |
int other_tc = env->CP0_VPEControl & (0xff << CP0VPECo_TargTC); |
2178 |
|
2179 |
T0 = env->LO[PARAM1][other_tc]; |
2180 |
RETURN(); |
2181 |
} |
2182 |
|
2183 |
void op_mtthi(void) |
2184 |
{ |
2185 |
int other_tc = env->CP0_VPEControl & (0xff << CP0VPECo_TargTC); |
2186 |
|
2187 |
T0 = env->HI[PARAM1][other_tc]; |
2188 |
RETURN(); |
2189 |
} |
2190 |
|
2191 |
void op_mttacx(void) |
2192 |
{ |
2193 |
int other_tc = env->CP0_VPEControl & (0xff << CP0VPECo_TargTC); |
2194 |
|
2195 |
T0 = env->ACX[PARAM1][other_tc]; |
2196 |
RETURN(); |
2197 |
} |
2198 |
|
2199 |
void op_mttdsp(void) |
2200 |
{ |
2201 |
int other_tc = env->CP0_VPEControl & (0xff << CP0VPECo_TargTC); |
2202 |
|
2203 |
T0 = env->DSPControl[other_tc]; |
2204 |
RETURN(); |
2205 |
} |
2206 |
|
2207 |
|
2208 |
void op_dmt(void) |
2209 |
{ |
2210 |
// TODO
|
2211 |
T0 = 0;
|
2212 |
// rt = T0
|
2213 |
RETURN(); |
2214 |
} |
2215 |
|
2216 |
void op_emt(void) |
2217 |
{ |
2218 |
// TODO
|
2219 |
T0 = 0;
|
2220 |
// rt = T0
|
2221 |
RETURN(); |
2222 |
} |
2223 |
|
2224 |
void op_dvpe(void) |
2225 |
{ |
2226 |
// TODO
|
2227 |
T0 = 0;
|
2228 |
// rt = T0
|
2229 |
RETURN(); |
2230 |
} |
2231 |
|
2232 |
void op_evpe(void) |
2233 |
{ |
2234 |
// TODO
|
2235 |
T0 = 0;
|
2236 |
// rt = T0
|
2237 |
RETURN(); |
2238 |
} |
2239 |
|
2240 |
void op_fork(void) |
2241 |
{ |
2242 |
// T0 = rt, T1 = rs
|
2243 |
T0 = 0;
|
2244 |
// TODO: store to TC register
|
2245 |
RETURN(); |
2246 |
} |
2247 |
|
2248 |
void op_yield(void) |
2249 |
{ |
2250 |
if (T0 < 0) { |
2251 |
/* No scheduling policy implemented. */
|
2252 |
if (T0 != -2) { |
2253 |
if (env->CP0_VPEControl & (1 << CP0VPECo_YSI) && |
2254 |
env->CP0_TCStatus[env->current_tc] & (1 << CP0TCSt_DT)) {
|
2255 |
env->CP0_VPEControl &= ~(0x7 << CP0VPECo_EXCPT);
|
2256 |
env->CP0_VPEControl |= 4 << CP0VPECo_EXCPT;
|
2257 |
CALL_FROM_TB1(do_raise_exception, EXCP_THREAD); |
2258 |
} |
2259 |
} |
2260 |
} else if (T0 == 0) { |
2261 |
if (0 /* TODO: TC underflow */) { |
2262 |
env->CP0_VPEControl &= ~(0x7 << CP0VPECo_EXCPT);
|
2263 |
CALL_FROM_TB1(do_raise_exception, EXCP_THREAD); |
2264 |
} else {
|
2265 |
// TODO: Deallocate TC
|
2266 |
} |
2267 |
} else if (T0 > 0) { |
2268 |
/* Yield qualifier inputs not implemented. */
|
2269 |
env->CP0_VPEControl &= ~(0x7 << CP0VPECo_EXCPT);
|
2270 |
env->CP0_VPEControl |= 2 << CP0VPECo_EXCPT;
|
2271 |
CALL_FROM_TB1(do_raise_exception, EXCP_THREAD); |
2272 |
} |
2273 |
T0 = env->CP0_YQMask; |
2274 |
RETURN(); |
2275 |
} |
2276 |
|
2277 |
/* CP1 functions */
|
2278 |
#if 0
|
2279 |
# define DEBUG_FPU_STATE() CALL_FROM_TB1(dump_fpu, env)
|
2280 |
#else
|
2281 |
# define DEBUG_FPU_STATE() do { } while(0) |
2282 |
#endif
|
2283 |
|
2284 |
void op_cfc1 (void) |
2285 |
{ |
2286 |
CALL_FROM_TB1(do_cfc1, PARAM1); |
2287 |
DEBUG_FPU_STATE(); |
2288 |
RETURN(); |
2289 |
} |
2290 |
|
2291 |
void op_ctc1 (void) |
2292 |
{ |
2293 |
CALL_FROM_TB1(do_ctc1, PARAM1); |
2294 |
DEBUG_FPU_STATE(); |
2295 |
RETURN(); |
2296 |
} |
2297 |
|
2298 |
void op_mfc1 (void) |
2299 |
{ |
2300 |
T0 = (int32_t)WT0; |
2301 |
DEBUG_FPU_STATE(); |
2302 |
RETURN(); |
2303 |
} |
2304 |
|
2305 |
void op_mtc1 (void) |
2306 |
{ |
2307 |
WT0 = T0; |
2308 |
DEBUG_FPU_STATE(); |
2309 |
RETURN(); |
2310 |
} |
2311 |
|
2312 |
void op_dmfc1 (void) |
2313 |
{ |
2314 |
T0 = DT0; |
2315 |
DEBUG_FPU_STATE(); |
2316 |
RETURN(); |
2317 |
} |
2318 |
|
2319 |
void op_dmtc1 (void) |
2320 |
{ |
2321 |
DT0 = T0; |
2322 |
DEBUG_FPU_STATE(); |
2323 |
RETURN(); |
2324 |
} |
2325 |
|
2326 |
void op_mfhc1 (void) |
2327 |
{ |
2328 |
T0 = (int32_t)WTH0; |
2329 |
DEBUG_FPU_STATE(); |
2330 |
RETURN(); |
2331 |
} |
2332 |
|
2333 |
void op_mthc1 (void) |
2334 |
{ |
2335 |
WTH0 = T0; |
2336 |
DEBUG_FPU_STATE(); |
2337 |
RETURN(); |
2338 |
} |
2339 |
|
2340 |
/* Float support.
|
2341 |
Single precition routines have a "s" suffix, double precision a
|
2342 |
"d" suffix, 32bit integer "w", 64bit integer "l", paired singe "ps",
|
2343 |
paired single lowwer "pl", paired single upper "pu". */
|
2344 |
|
2345 |
#define FLOAT_OP(name, p) void OPPROTO op_float_##name##_##p(void) |
2346 |
|
2347 |
FLOAT_OP(cvtd, s) |
2348 |
{ |
2349 |
CALL_FROM_TB0(do_float_cvtd_s); |
2350 |
DEBUG_FPU_STATE(); |
2351 |
RETURN(); |
2352 |
} |
2353 |
FLOAT_OP(cvtd, w) |
2354 |
{ |
2355 |
CALL_FROM_TB0(do_float_cvtd_w); |
2356 |
DEBUG_FPU_STATE(); |
2357 |
RETURN(); |
2358 |
} |
2359 |
FLOAT_OP(cvtd, l) |
2360 |
{ |
2361 |
CALL_FROM_TB0(do_float_cvtd_l); |
2362 |
DEBUG_FPU_STATE(); |
2363 |
RETURN(); |
2364 |
} |
2365 |
FLOAT_OP(cvtl, d) |
2366 |
{ |
2367 |
CALL_FROM_TB0(do_float_cvtl_d); |
2368 |
DEBUG_FPU_STATE(); |
2369 |
RETURN(); |
2370 |
} |
2371 |
FLOAT_OP(cvtl, s) |
2372 |
{ |
2373 |
CALL_FROM_TB0(do_float_cvtl_s); |
2374 |
DEBUG_FPU_STATE(); |
2375 |
RETURN(); |
2376 |
} |
2377 |
FLOAT_OP(cvtps, s) |
2378 |
{ |
2379 |
WT2 = WT0; |
2380 |
WTH2 = WT1; |
2381 |
DEBUG_FPU_STATE(); |
2382 |
RETURN(); |
2383 |
} |
2384 |
FLOAT_OP(cvtps, pw) |
2385 |
{ |
2386 |
CALL_FROM_TB0(do_float_cvtps_pw); |
2387 |
DEBUG_FPU_STATE(); |
2388 |
RETURN(); |
2389 |
} |
2390 |
FLOAT_OP(cvtpw, ps) |
2391 |
{ |
2392 |
CALL_FROM_TB0(do_float_cvtpw_ps); |
2393 |
DEBUG_FPU_STATE(); |
2394 |
RETURN(); |
2395 |
} |
2396 |
FLOAT_OP(cvts, d) |
2397 |
{ |
2398 |
CALL_FROM_TB0(do_float_cvts_d); |
2399 |
DEBUG_FPU_STATE(); |
2400 |
RETURN(); |
2401 |
} |
2402 |
FLOAT_OP(cvts, w) |
2403 |
{ |
2404 |
CALL_FROM_TB0(do_float_cvts_w); |
2405 |
DEBUG_FPU_STATE(); |
2406 |
RETURN(); |
2407 |
} |
2408 |
FLOAT_OP(cvts, l) |
2409 |
{ |
2410 |
CALL_FROM_TB0(do_float_cvts_l); |
2411 |
DEBUG_FPU_STATE(); |
2412 |
RETURN(); |
2413 |
} |
2414 |
FLOAT_OP(cvts, pl) |
2415 |
{ |
2416 |
CALL_FROM_TB0(do_float_cvts_pl); |
2417 |
DEBUG_FPU_STATE(); |
2418 |
RETURN(); |
2419 |
} |
2420 |
FLOAT_OP(cvts, pu) |
2421 |
{ |
2422 |
CALL_FROM_TB0(do_float_cvts_pu); |
2423 |
DEBUG_FPU_STATE(); |
2424 |
RETURN(); |
2425 |
} |
2426 |
FLOAT_OP(cvtw, s) |
2427 |
{ |
2428 |
CALL_FROM_TB0(do_float_cvtw_s); |
2429 |
DEBUG_FPU_STATE(); |
2430 |
RETURN(); |
2431 |
} |
2432 |
FLOAT_OP(cvtw, d) |
2433 |
{ |
2434 |
CALL_FROM_TB0(do_float_cvtw_d); |
2435 |
DEBUG_FPU_STATE(); |
2436 |
RETURN(); |
2437 |
} |
2438 |
|
2439 |
FLOAT_OP(pll, ps) |
2440 |
{ |
2441 |
DT2 = ((uint64_t)WT0 << 32) | WT1;
|
2442 |
DEBUG_FPU_STATE(); |
2443 |
RETURN(); |
2444 |
} |
2445 |
FLOAT_OP(plu, ps) |
2446 |
{ |
2447 |
DT2 = ((uint64_t)WT0 << 32) | WTH1;
|
2448 |
DEBUG_FPU_STATE(); |
2449 |
RETURN(); |
2450 |
} |
2451 |
FLOAT_OP(pul, ps) |
2452 |
{ |
2453 |
DT2 = ((uint64_t)WTH0 << 32) | WT1;
|
2454 |
DEBUG_FPU_STATE(); |
2455 |
RETURN(); |
2456 |
} |
2457 |
FLOAT_OP(puu, ps) |
2458 |
{ |
2459 |
DT2 = ((uint64_t)WTH0 << 32) | WTH1;
|
2460 |
DEBUG_FPU_STATE(); |
2461 |
RETURN(); |
2462 |
} |
2463 |
|
2464 |
#define FLOAT_ROUNDOP(op, ttype, stype) \
|
2465 |
FLOAT_OP(op ## ttype, stype) \ |
2466 |
{ \ |
2467 |
CALL_FROM_TB0(do_float_ ## op ## ttype ## _ ## stype); \ |
2468 |
DEBUG_FPU_STATE(); \ |
2469 |
RETURN(); \ |
2470 |
} |
2471 |
|
2472 |
FLOAT_ROUNDOP(round, l, d) |
2473 |
FLOAT_ROUNDOP(round, l, s) |
2474 |
FLOAT_ROUNDOP(round, w, d) |
2475 |
FLOAT_ROUNDOP(round, w, s) |
2476 |
|
2477 |
FLOAT_ROUNDOP(trunc, l, d) |
2478 |
FLOAT_ROUNDOP(trunc, l, s) |
2479 |
FLOAT_ROUNDOP(trunc, w, d) |
2480 |
FLOAT_ROUNDOP(trunc, w, s) |
2481 |
|
2482 |
FLOAT_ROUNDOP(ceil, l, d) |
2483 |
FLOAT_ROUNDOP(ceil, l, s) |
2484 |
FLOAT_ROUNDOP(ceil, w, d) |
2485 |
FLOAT_ROUNDOP(ceil, w, s) |
2486 |
|
2487 |
FLOAT_ROUNDOP(floor, l, d) |
2488 |
FLOAT_ROUNDOP(floor, l, s) |
2489 |
FLOAT_ROUNDOP(floor, w, d) |
2490 |
FLOAT_ROUNDOP(floor, w, s) |
2491 |
#undef FLOAR_ROUNDOP
|
2492 |
|
2493 |
FLOAT_OP(movf, d) |
2494 |
{ |
2495 |
if (!(env->fpu->fcr31 & PARAM1))
|
2496 |
DT2 = DT0; |
2497 |
DEBUG_FPU_STATE(); |
2498 |
RETURN(); |
2499 |
} |
2500 |
FLOAT_OP(movf, s) |
2501 |
{ |
2502 |
if (!(env->fpu->fcr31 & PARAM1))
|
2503 |
WT2 = WT0; |
2504 |
DEBUG_FPU_STATE(); |
2505 |
RETURN(); |
2506 |
} |
2507 |
FLOAT_OP(movf, ps) |
2508 |
{ |
2509 |
if (!(env->fpu->fcr31 & PARAM1)) {
|
2510 |
WT2 = WT0; |
2511 |
WTH2 = WTH0; |
2512 |
} |
2513 |
DEBUG_FPU_STATE(); |
2514 |
RETURN(); |
2515 |
} |
2516 |
FLOAT_OP(movt, d) |
2517 |
{ |
2518 |
if (env->fpu->fcr31 & PARAM1)
|
2519 |
DT2 = DT0; |
2520 |
DEBUG_FPU_STATE(); |
2521 |
RETURN(); |
2522 |
} |
2523 |
FLOAT_OP(movt, s) |
2524 |
{ |
2525 |
if (env->fpu->fcr31 & PARAM1)
|
2526 |
WT2 = WT0; |
2527 |
DEBUG_FPU_STATE(); |
2528 |
RETURN(); |
2529 |
} |
2530 |
FLOAT_OP(movt, ps) |
2531 |
{ |
2532 |
if (env->fpu->fcr31 & PARAM1) {
|
2533 |
WT2 = WT0; |
2534 |
WTH2 = WTH0; |
2535 |
} |
2536 |
DEBUG_FPU_STATE(); |
2537 |
RETURN(); |
2538 |
} |
2539 |
FLOAT_OP(movz, d) |
2540 |
{ |
2541 |
if (!T0)
|
2542 |
DT2 = DT0; |
2543 |
DEBUG_FPU_STATE(); |
2544 |
RETURN(); |
2545 |
} |
2546 |
FLOAT_OP(movz, s) |
2547 |
{ |
2548 |
if (!T0)
|
2549 |
WT2 = WT0; |
2550 |
DEBUG_FPU_STATE(); |
2551 |
RETURN(); |
2552 |
} |
2553 |
FLOAT_OP(movz, ps) |
2554 |
{ |
2555 |
if (!T0) {
|
2556 |
WT2 = WT0; |
2557 |
WTH2 = WTH0; |
2558 |
} |
2559 |
DEBUG_FPU_STATE(); |
2560 |
RETURN(); |
2561 |
} |
2562 |
FLOAT_OP(movn, d) |
2563 |
{ |
2564 |
if (T0)
|
2565 |
DT2 = DT0; |
2566 |
DEBUG_FPU_STATE(); |
2567 |
RETURN(); |
2568 |
} |
2569 |
FLOAT_OP(movn, s) |
2570 |
{ |
2571 |
if (T0)
|
2572 |
WT2 = WT0; |
2573 |
DEBUG_FPU_STATE(); |
2574 |
RETURN(); |
2575 |
} |
2576 |
FLOAT_OP(movn, ps) |
2577 |
{ |
2578 |
if (T0) {
|
2579 |
WT2 = WT0; |
2580 |
WTH2 = WTH0; |
2581 |
} |
2582 |
DEBUG_FPU_STATE(); |
2583 |
RETURN(); |
2584 |
} |
2585 |
|
2586 |
/* operations calling helpers, for s, d and ps */
|
2587 |
#define FLOAT_HOP(name) \
|
2588 |
FLOAT_OP(name, d) \ |
2589 |
{ \ |
2590 |
CALL_FROM_TB0(do_float_ ## name ## _d); \ |
2591 |
DEBUG_FPU_STATE(); \ |
2592 |
RETURN(); \ |
2593 |
} \ |
2594 |
FLOAT_OP(name, s) \ |
2595 |
{ \ |
2596 |
CALL_FROM_TB0(do_float_ ## name ## _s); \ |
2597 |
DEBUG_FPU_STATE(); \ |
2598 |
RETURN(); \ |
2599 |
} \ |
2600 |
FLOAT_OP(name, ps) \ |
2601 |
{ \ |
2602 |
CALL_FROM_TB0(do_float_ ## name ## _ps); \ |
2603 |
DEBUG_FPU_STATE(); \ |
2604 |
RETURN(); \ |
2605 |
} |
2606 |
FLOAT_HOP(add) |
2607 |
FLOAT_HOP(sub) |
2608 |
FLOAT_HOP(mul) |
2609 |
FLOAT_HOP(div) |
2610 |
FLOAT_HOP(recip2) |
2611 |
FLOAT_HOP(rsqrt2) |
2612 |
FLOAT_HOP(rsqrt1) |
2613 |
FLOAT_HOP(recip1) |
2614 |
#undef FLOAT_HOP
|
2615 |
|
2616 |
/* operations calling helpers, for s and d */
|
2617 |
#define FLOAT_HOP(name) \
|
2618 |
FLOAT_OP(name, d) \ |
2619 |
{ \ |
2620 |
CALL_FROM_TB0(do_float_ ## name ## _d); \ |
2621 |
DEBUG_FPU_STATE(); \ |
2622 |
RETURN(); \ |
2623 |
} \ |
2624 |
FLOAT_OP(name, s) \ |
2625 |
{ \ |
2626 |
CALL_FROM_TB0(do_float_ ## name ## _s); \ |
2627 |
DEBUG_FPU_STATE(); \ |
2628 |
RETURN(); \ |
2629 |
} |
2630 |
FLOAT_HOP(rsqrt) |
2631 |
FLOAT_HOP(recip) |
2632 |
#undef FLOAT_HOP
|
2633 |
|
2634 |
/* operations calling helpers, for ps */
|
2635 |
#define FLOAT_HOP(name) \
|
2636 |
FLOAT_OP(name, ps) \ |
2637 |
{ \ |
2638 |
CALL_FROM_TB0(do_float_ ## name ## _ps); \ |
2639 |
DEBUG_FPU_STATE(); \ |
2640 |
RETURN(); \ |
2641 |
} |
2642 |
FLOAT_HOP(addr) |
2643 |
FLOAT_HOP(mulr) |
2644 |
#undef FLOAT_HOP
|
2645 |
|
2646 |
/* ternary operations */
|
2647 |
#define FLOAT_TERNOP(name1, name2) \
|
2648 |
FLOAT_OP(name1 ## name2, d) \ |
2649 |
{ \ |
2650 |
FDT0 = float64_ ## name1 (FDT0, FDT1, &env->fpu->fp_status); \ |
2651 |
FDT2 = float64_ ## name2 (FDT0, FDT2, &env->fpu->fp_status); \ |
2652 |
DEBUG_FPU_STATE(); \ |
2653 |
RETURN(); \ |
2654 |
} \ |
2655 |
FLOAT_OP(name1 ## name2, s) \ |
2656 |
{ \ |
2657 |
FST0 = float32_ ## name1 (FST0, FST1, &env->fpu->fp_status); \ |
2658 |
FST2 = float32_ ## name2 (FST0, FST2, &env->fpu->fp_status); \ |
2659 |
DEBUG_FPU_STATE(); \ |
2660 |
RETURN(); \ |
2661 |
} \ |
2662 |
FLOAT_OP(name1 ## name2, ps) \ |
2663 |
{ \ |
2664 |
FST0 = float32_ ## name1 (FST0, FST1, &env->fpu->fp_status); \ |
2665 |
FSTH0 = float32_ ## name1 (FSTH0, FSTH1, &env->fpu->fp_status); \ |
2666 |
FST2 = float32_ ## name2 (FST0, FST2, &env->fpu->fp_status); \ |
2667 |
FSTH2 = float32_ ## name2 (FSTH0, FSTH2, &env->fpu->fp_status); \ |
2668 |
DEBUG_FPU_STATE(); \ |
2669 |
RETURN(); \ |
2670 |
} |
2671 |
FLOAT_TERNOP(mul, add) |
2672 |
FLOAT_TERNOP(mul, sub) |
2673 |
#undef FLOAT_TERNOP
|
2674 |
|
2675 |
/* negated ternary operations */
|
2676 |
#define FLOAT_NTERNOP(name1, name2) \
|
2677 |
FLOAT_OP(n ## name1 ## name2, d) \ |
2678 |
{ \ |
2679 |
FDT0 = float64_ ## name1 (FDT0, FDT1, &env->fpu->fp_status); \ |
2680 |
FDT2 = float64_ ## name2 (FDT0, FDT2, &env->fpu->fp_status); \ |
2681 |
FDT2 ^= 1ULL << 63; \ |
2682 |
DEBUG_FPU_STATE(); \ |
2683 |
RETURN(); \ |
2684 |
} \ |
2685 |
FLOAT_OP(n ## name1 ## name2, s) \ |
2686 |
{ \ |
2687 |
FST0 = float32_ ## name1 (FST0, FST1, &env->fpu->fp_status); \ |
2688 |
FST2 = float32_ ## name2 (FST0, FST2, &env->fpu->fp_status); \ |
2689 |
FST2 ^= 1 << 31; \ |
2690 |
DEBUG_FPU_STATE(); \ |
2691 |
RETURN(); \ |
2692 |
} \ |
2693 |
FLOAT_OP(n ## name1 ## name2, ps) \ |
2694 |
{ \ |
2695 |
FST0 = float32_ ## name1 (FST0, FST1, &env->fpu->fp_status); \ |
2696 |
FSTH0 = float32_ ## name1 (FSTH0, FSTH1, &env->fpu->fp_status); \ |
2697 |
FST2 = float32_ ## name2 (FST0, FST2, &env->fpu->fp_status); \ |
2698 |
FSTH2 = float32_ ## name2 (FSTH0, FSTH2, &env->fpu->fp_status); \ |
2699 |
FST2 ^= 1 << 31; \ |
2700 |
FSTH2 ^= 1 << 31; \ |
2701 |
DEBUG_FPU_STATE(); \ |
2702 |
RETURN(); \ |
2703 |
} |
2704 |
FLOAT_NTERNOP(mul, add) |
2705 |
FLOAT_NTERNOP(mul, sub) |
2706 |
#undef FLOAT_NTERNOP
|
2707 |
|
2708 |
/* unary operations, modifying fp status */
|
2709 |
#define FLOAT_UNOP(name) \
|
2710 |
FLOAT_OP(name, d) \ |
2711 |
{ \ |
2712 |
FDT2 = float64_ ## name(FDT0, &env->fpu->fp_status); \ |
2713 |
DEBUG_FPU_STATE(); \ |
2714 |
RETURN(); \ |
2715 |
} \ |
2716 |
FLOAT_OP(name, s) \ |
2717 |
{ \ |
2718 |
FST2 = float32_ ## name(FST0, &env->fpu->fp_status); \ |
2719 |
DEBUG_FPU_STATE(); \ |
2720 |
RETURN(); \ |
2721 |
} |
2722 |
FLOAT_UNOP(sqrt) |
2723 |
#undef FLOAT_UNOP
|
2724 |
|
2725 |
/* unary operations, not modifying fp status */
|
2726 |
#define FLOAT_UNOP(name) \
|
2727 |
FLOAT_OP(name, d) \ |
2728 |
{ \ |
2729 |
FDT2 = float64_ ## name(FDT0); \ |
2730 |
DEBUG_FPU_STATE(); \ |
2731 |
RETURN(); \ |
2732 |
} \ |
2733 |
FLOAT_OP(name, s) \ |
2734 |
{ \ |
2735 |
FST2 = float32_ ## name(FST0); \ |
2736 |
DEBUG_FPU_STATE(); \ |
2737 |
RETURN(); \ |
2738 |
} \ |
2739 |
FLOAT_OP(name, ps) \ |
2740 |
{ \ |
2741 |
FST2 = float32_ ## name(FST0); \ |
2742 |
FSTH2 = float32_ ## name(FSTH0); \ |
2743 |
DEBUG_FPU_STATE(); \ |
2744 |
RETURN(); \ |
2745 |
} |
2746 |
FLOAT_UNOP(abs) |
2747 |
FLOAT_UNOP(chs) |
2748 |
#undef FLOAT_UNOP
|
2749 |
|
2750 |
FLOAT_OP(mov, d) |
2751 |
{ |
2752 |
FDT2 = FDT0; |
2753 |
DEBUG_FPU_STATE(); |
2754 |
RETURN(); |
2755 |
} |
2756 |
FLOAT_OP(mov, s) |
2757 |
{ |
2758 |
FST2 = FST0; |
2759 |
DEBUG_FPU_STATE(); |
2760 |
RETURN(); |
2761 |
} |
2762 |
FLOAT_OP(mov, ps) |
2763 |
{ |
2764 |
FST2 = FST0; |
2765 |
FSTH2 = FSTH0; |
2766 |
DEBUG_FPU_STATE(); |
2767 |
RETURN(); |
2768 |
} |
2769 |
FLOAT_OP(alnv, ps) |
2770 |
{ |
2771 |
switch (T0 & 0x7) { |
2772 |
case 0: |
2773 |
FST2 = FST0; |
2774 |
FSTH2 = FSTH0; |
2775 |
break;
|
2776 |
case 4: |
2777 |
#ifdef TARGET_WORDS_BIGENDIAN
|
2778 |
FSTH2 = FST0; |
2779 |
FST2 = FSTH1; |
2780 |
#else
|
2781 |
FSTH2 = FST1; |
2782 |
FST2 = FSTH0; |
2783 |
#endif
|
2784 |
break;
|
2785 |
default: /* unpredictable */ |
2786 |
break;
|
2787 |
} |
2788 |
DEBUG_FPU_STATE(); |
2789 |
RETURN(); |
2790 |
} |
2791 |
|
2792 |
#ifdef CONFIG_SOFTFLOAT
|
2793 |
#define clear_invalid() do { \ |
2794 |
int flags = get_float_exception_flags(&env->fpu->fp_status); \
|
2795 |
flags &= ~float_flag_invalid; \ |
2796 |
set_float_exception_flags(flags, &env->fpu->fp_status); \ |
2797 |
} while(0) |
2798 |
#else
|
2799 |
#define clear_invalid() do { } while(0) |
2800 |
#endif
|
2801 |
|
2802 |
extern void dump_fpu_s(CPUState *env); |
2803 |
|
2804 |
#define CMP_OP(fmt, op) \
|
2805 |
void OPPROTO op_cmp ## _ ## fmt ## _ ## op(void) \ |
2806 |
{ \ |
2807 |
CALL_FROM_TB1(do_cmp ## _ ## fmt ## _ ## op, PARAM1); \ |
2808 |
DEBUG_FPU_STATE(); \ |
2809 |
RETURN(); \ |
2810 |
} \ |
2811 |
void OPPROTO op_cmpabs ## _ ## fmt ## _ ## op(void) \ |
2812 |
{ \ |
2813 |
CALL_FROM_TB1(do_cmpabs ## _ ## fmt ## _ ## op, PARAM1); \ |
2814 |
DEBUG_FPU_STATE(); \ |
2815 |
RETURN(); \ |
2816 |
} |
2817 |
#define CMP_OPS(op) \
|
2818 |
CMP_OP(d, op) \ |
2819 |
CMP_OP(s, op) \ |
2820 |
CMP_OP(ps, op) |
2821 |
|
2822 |
CMP_OPS(f) |
2823 |
CMP_OPS(un) |
2824 |
CMP_OPS(eq) |
2825 |
CMP_OPS(ueq) |
2826 |
CMP_OPS(olt) |
2827 |
CMP_OPS(ult) |
2828 |
CMP_OPS(ole) |
2829 |
CMP_OPS(ule) |
2830 |
CMP_OPS(sf) |
2831 |
CMP_OPS(ngle) |
2832 |
CMP_OPS(seq) |
2833 |
CMP_OPS(ngl) |
2834 |
CMP_OPS(lt) |
2835 |
CMP_OPS(nge) |
2836 |
CMP_OPS(le) |
2837 |
CMP_OPS(ngt) |
2838 |
#undef CMP_OPS
|
2839 |
#undef CMP_OP
|
2840 |
|
2841 |
void op_bc1f (void) |
2842 |
{ |
2843 |
T0 = !!(~GET_FP_COND(env->fpu) & (0x1 << PARAM1));
|
2844 |
DEBUG_FPU_STATE(); |
2845 |
RETURN(); |
2846 |
} |
2847 |
void op_bc1any2f (void) |
2848 |
{ |
2849 |
T0 = !!(~GET_FP_COND(env->fpu) & (0x3 << PARAM1));
|
2850 |
DEBUG_FPU_STATE(); |
2851 |
RETURN(); |
2852 |
} |
2853 |
void op_bc1any4f (void) |
2854 |
{ |
2855 |
T0 = !!(~GET_FP_COND(env->fpu) & (0xf << PARAM1));
|
2856 |
DEBUG_FPU_STATE(); |
2857 |
RETURN(); |
2858 |
} |
2859 |
|
2860 |
void op_bc1t (void) |
2861 |
{ |
2862 |
T0 = !!(GET_FP_COND(env->fpu) & (0x1 << PARAM1));
|
2863 |
DEBUG_FPU_STATE(); |
2864 |
RETURN(); |
2865 |
} |
2866 |
void op_bc1any2t (void) |
2867 |
{ |
2868 |
T0 = !!(GET_FP_COND(env->fpu) & (0x3 << PARAM1));
|
2869 |
DEBUG_FPU_STATE(); |
2870 |
RETURN(); |
2871 |
} |
2872 |
void op_bc1any4t (void) |
2873 |
{ |
2874 |
T0 = !!(GET_FP_COND(env->fpu) & (0xf << PARAM1));
|
2875 |
DEBUG_FPU_STATE(); |
2876 |
RETURN(); |
2877 |
} |
2878 |
|
2879 |
void op_tlbwi (void) |
2880 |
{ |
2881 |
CALL_FROM_TB0(env->tlb->do_tlbwi); |
2882 |
RETURN(); |
2883 |
} |
2884 |
|
2885 |
void op_tlbwr (void) |
2886 |
{ |
2887 |
CALL_FROM_TB0(env->tlb->do_tlbwr); |
2888 |
RETURN(); |
2889 |
} |
2890 |
|
2891 |
void op_tlbp (void) |
2892 |
{ |
2893 |
CALL_FROM_TB0(env->tlb->do_tlbp); |
2894 |
RETURN(); |
2895 |
} |
2896 |
|
2897 |
void op_tlbr (void) |
2898 |
{ |
2899 |
CALL_FROM_TB0(env->tlb->do_tlbr); |
2900 |
RETURN(); |
2901 |
} |
2902 |
|
2903 |
/* Specials */
|
2904 |
#if defined (CONFIG_USER_ONLY)
|
2905 |
void op_tls_value (void) |
2906 |
{ |
2907 |
T0 = env->tls_value; |
2908 |
} |
2909 |
#endif
|
2910 |
|
2911 |
void op_pmon (void) |
2912 |
{ |
2913 |
CALL_FROM_TB1(do_pmon, PARAM1); |
2914 |
RETURN(); |
2915 |
} |
2916 |
|
2917 |
void op_di (void) |
2918 |
{ |
2919 |
T0 = env->CP0_Status; |
2920 |
env->CP0_Status = T0 & ~(1 << CP0St_IE);
|
2921 |
CALL_FROM_TB1(cpu_mips_update_irq, env); |
2922 |
RETURN(); |
2923 |
} |
2924 |
|
2925 |
void op_ei (void) |
2926 |
{ |
2927 |
T0 = env->CP0_Status; |
2928 |
env->CP0_Status = T0 | (1 << CP0St_IE);
|
2929 |
CALL_FROM_TB1(cpu_mips_update_irq, env); |
2930 |
RETURN(); |
2931 |
} |
2932 |
|
2933 |
void op_trap (void) |
2934 |
{ |
2935 |
if (T0) {
|
2936 |
CALL_FROM_TB1(do_raise_exception, EXCP_TRAP); |
2937 |
} |
2938 |
RETURN(); |
2939 |
} |
2940 |
|
2941 |
void op_debug (void) |
2942 |
{ |
2943 |
CALL_FROM_TB1(do_raise_exception, EXCP_DEBUG); |
2944 |
RETURN(); |
2945 |
} |
2946 |
|
2947 |
void op_set_lladdr (void) |
2948 |
{ |
2949 |
env->CP0_LLAddr = T2; |
2950 |
RETURN(); |
2951 |
} |
2952 |
|
2953 |
void debug_pre_eret (void); |
2954 |
void debug_post_eret (void); |
2955 |
void op_eret (void) |
2956 |
{ |
2957 |
if (loglevel & CPU_LOG_EXEC)
|
2958 |
CALL_FROM_TB0(debug_pre_eret); |
2959 |
if (env->CP0_Status & (1 << CP0St_ERL)) { |
2960 |
env->PC[env->current_tc] = env->CP0_ErrorEPC; |
2961 |
env->CP0_Status &= ~(1 << CP0St_ERL);
|
2962 |
} else {
|
2963 |
env->PC[env->current_tc] = env->CP0_EPC; |
2964 |
env->CP0_Status &= ~(1 << CP0St_EXL);
|
2965 |
} |
2966 |
CALL_FROM_TB1(compute_hflags, env); |
2967 |
if (loglevel & CPU_LOG_EXEC)
|
2968 |
CALL_FROM_TB0(debug_post_eret); |
2969 |
env->CP0_LLAddr = 1;
|
2970 |
RETURN(); |
2971 |
} |
2972 |
|
2973 |
void op_deret (void) |
2974 |
{ |
2975 |
if (loglevel & CPU_LOG_EXEC)
|
2976 |
CALL_FROM_TB0(debug_pre_eret); |
2977 |
env->PC[env->current_tc] = env->CP0_DEPC; |
2978 |
env->hflags &= MIPS_HFLAG_DM; |
2979 |
CALL_FROM_TB1(compute_hflags, env); |
2980 |
if (loglevel & CPU_LOG_EXEC)
|
2981 |
CALL_FROM_TB0(debug_post_eret); |
2982 |
env->CP0_LLAddr = 1;
|
2983 |
RETURN(); |
2984 |
} |
2985 |
|
2986 |
void op_rdhwr_cpunum(void) |
2987 |
{ |
2988 |
if ((env->hflags & MIPS_HFLAG_CP0) ||
|
2989 |
(env->CP0_HWREna & (1 << 0))) |
2990 |
T0 = env->CP0_EBase & 0x3ff;
|
2991 |
else
|
2992 |
CALL_FROM_TB1(do_raise_exception, EXCP_RI); |
2993 |
RETURN(); |
2994 |
} |
2995 |
|
2996 |
void op_rdhwr_synci_step(void) |
2997 |
{ |
2998 |
if ((env->hflags & MIPS_HFLAG_CP0) ||
|
2999 |
(env->CP0_HWREna & (1 << 1))) |
3000 |
T0 = env->SYNCI_Step; |
3001 |
else
|
3002 |
CALL_FROM_TB1(do_raise_exception, EXCP_RI); |
3003 |
RETURN(); |
3004 |
} |
3005 |
|
3006 |
void op_rdhwr_cc(void) |
3007 |
{ |
3008 |
if ((env->hflags & MIPS_HFLAG_CP0) ||
|
3009 |
(env->CP0_HWREna & (1 << 2))) |
3010 |
T0 = env->CP0_Count; |
3011 |
else
|
3012 |
CALL_FROM_TB1(do_raise_exception, EXCP_RI); |
3013 |
RETURN(); |
3014 |
} |
3015 |
|
3016 |
void op_rdhwr_ccres(void) |
3017 |
{ |
3018 |
if ((env->hflags & MIPS_HFLAG_CP0) ||
|
3019 |
(env->CP0_HWREna & (1 << 3))) |
3020 |
T0 = env->CCRes; |
3021 |
else
|
3022 |
CALL_FROM_TB1(do_raise_exception, EXCP_RI); |
3023 |
RETURN(); |
3024 |
} |
3025 |
|
3026 |
void op_save_state (void) |
3027 |
{ |
3028 |
env->hflags = PARAM1; |
3029 |
RETURN(); |
3030 |
} |
3031 |
|
3032 |
void op_save_pc (void) |
3033 |
{ |
3034 |
env->PC[env->current_tc] = PARAM1; |
3035 |
RETURN(); |
3036 |
} |
3037 |
|
3038 |
#if defined(TARGET_MIPSN32) || defined(TARGET_MIPS64)
|
3039 |
void op_save_pc64 (void) |
3040 |
{ |
3041 |
env->PC[env->current_tc] = ((uint64_t)PARAM1 << 32) | (uint32_t)PARAM2;
|
3042 |
RETURN(); |
3043 |
} |
3044 |
#endif
|
3045 |
|
3046 |
void op_interrupt_restart (void) |
3047 |
{ |
3048 |
if (!(env->CP0_Status & (1 << CP0St_EXL)) && |
3049 |
!(env->CP0_Status & (1 << CP0St_ERL)) &&
|
3050 |
!(env->hflags & MIPS_HFLAG_DM) && |
3051 |
(env->CP0_Status & (1 << CP0St_IE)) &&
|
3052 |
(env->CP0_Status & env->CP0_Cause & CP0Ca_IP_mask)) { |
3053 |
env->CP0_Cause &= ~(0x1f << CP0Ca_EC);
|
3054 |
CALL_FROM_TB1(do_raise_exception, EXCP_EXT_INTERRUPT); |
3055 |
} |
3056 |
RETURN(); |
3057 |
} |
3058 |
|
3059 |
void op_raise_exception (void) |
3060 |
{ |
3061 |
CALL_FROM_TB1(do_raise_exception, PARAM1); |
3062 |
RETURN(); |
3063 |
} |
3064 |
|
3065 |
void op_raise_exception_err (void) |
3066 |
{ |
3067 |
CALL_FROM_TB2(do_raise_exception_err, PARAM1, PARAM2); |
3068 |
RETURN(); |
3069 |
} |
3070 |
|
3071 |
void op_exit_tb (void) |
3072 |
{ |
3073 |
EXIT_TB(); |
3074 |
RETURN(); |
3075 |
} |
3076 |
|
3077 |
void op_wait (void) |
3078 |
{ |
3079 |
env->halted = 1;
|
3080 |
CALL_FROM_TB1(do_raise_exception, EXCP_HLT); |
3081 |
RETURN(); |
3082 |
} |
3083 |
|
3084 |
/* Bitfield operations. */
|
3085 |
void op_ext(void) |
3086 |
{ |
3087 |
unsigned int pos = PARAM1; |
3088 |
unsigned int size = PARAM2; |
3089 |
|
3090 |
T0 = ((uint32_t)T1 >> pos) & ((size < 32) ? ((1 << size) - 1) : ~0); |
3091 |
RETURN(); |
3092 |
} |
3093 |
|
3094 |
void op_ins(void) |
3095 |
{ |
3096 |
unsigned int pos = PARAM1; |
3097 |
unsigned int size = PARAM2; |
3098 |
target_ulong mask = ((size < 32) ? ((1 << size) - 1) : ~0) << pos; |
3099 |
|
3100 |
T0 = (T0 & ~mask) | (((uint32_t)T1 << pos) & mask); |
3101 |
RETURN(); |
3102 |
} |
3103 |
|
3104 |
void op_wsbh(void) |
3105 |
{ |
3106 |
T0 = ((T1 << 8) & ~0x00FF00FF) | ((T1 >> 8) & 0x00FF00FF); |
3107 |
RETURN(); |
3108 |
} |
3109 |
|
3110 |
#if defined(TARGET_MIPSN32) || defined(TARGET_MIPS64)
|
3111 |
void op_dext(void) |
3112 |
{ |
3113 |
unsigned int pos = PARAM1; |
3114 |
unsigned int size = PARAM2; |
3115 |
|
3116 |
T0 = (T1 >> pos) & ((size < 32) ? ((1 << size) - 1) : ~0); |
3117 |
RETURN(); |
3118 |
} |
3119 |
|
3120 |
void op_dins(void) |
3121 |
{ |
3122 |
unsigned int pos = PARAM1; |
3123 |
unsigned int size = PARAM2; |
3124 |
target_ulong mask = ((size < 32) ? ((1 << size) - 1) : ~0) << pos; |
3125 |
|
3126 |
T0 = (T0 & ~mask) | ((T1 << pos) & mask); |
3127 |
RETURN(); |
3128 |
} |
3129 |
|
3130 |
void op_dsbh(void) |
3131 |
{ |
3132 |
T0 = ((T1 << 8) & ~0x00FF00FF00FF00FFULL) | ((T1 >> 8) & 0x00FF00FF00FF00FFULL); |
3133 |
RETURN(); |
3134 |
} |
3135 |
|
3136 |
void op_dshd(void) |
3137 |
{ |
3138 |
T0 = ((T1 << 16) & ~0x0000FFFF0000FFFFULL) | ((T1 >> 16) & 0x0000FFFF0000FFFFULL); |
3139 |
RETURN(); |
3140 |
} |
3141 |
#endif
|
3142 |
|
3143 |
void op_seb(void) |
3144 |
{ |
3145 |
T0 = ((T1 & 0xFF) ^ 0x80) - 0x80; |
3146 |
RETURN(); |
3147 |
} |
3148 |
|
3149 |
void op_seh(void) |
3150 |
{ |
3151 |
T0 = ((T1 & 0xFFFF) ^ 0x8000) - 0x8000; |
3152 |
RETURN(); |
3153 |
} |