root / tcg / i386 / tcg-target.h @ 06ea77bc
History | View | Annotate | Download (3.6 kB)
1 | c896fe29 | bellard | /*
|
---|---|---|---|
2 | c896fe29 | bellard | * Tiny Code Generator for QEMU
|
3 | c896fe29 | bellard | *
|
4 | c896fe29 | bellard | * Copyright (c) 2008 Fabrice Bellard
|
5 | c896fe29 | bellard | *
|
6 | c896fe29 | bellard | * Permission is hereby granted, free of charge, to any person obtaining a copy
|
7 | c896fe29 | bellard | * of this software and associated documentation files (the "Software"), to deal
|
8 | c896fe29 | bellard | * in the Software without restriction, including without limitation the rights
|
9 | c896fe29 | bellard | * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
10 | c896fe29 | bellard | * copies of the Software, and to permit persons to whom the Software is
|
11 | c896fe29 | bellard | * furnished to do so, subject to the following conditions:
|
12 | c896fe29 | bellard | *
|
13 | c896fe29 | bellard | * The above copyright notice and this permission notice shall be included in
|
14 | c896fe29 | bellard | * all copies or substantial portions of the Software.
|
15 | c896fe29 | bellard | *
|
16 | c896fe29 | bellard | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
17 | c896fe29 | bellard | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
18 | c896fe29 | bellard | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
19 | c896fe29 | bellard | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
20 | c896fe29 | bellard | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
21 | c896fe29 | bellard | * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
22 | c896fe29 | bellard | * THE SOFTWARE.
|
23 | c896fe29 | bellard | */
|
24 | c896fe29 | bellard | #define TCG_TARGET_I386 1 |
25 | c896fe29 | bellard | |
26 | 5d8a4f8f | Richard Henderson | #if defined(__x86_64__)
|
27 | 5d8a4f8f | Richard Henderson | # define TCG_TARGET_REG_BITS 64 |
28 | 5d8a4f8f | Richard Henderson | #else
|
29 | 5d8a4f8f | Richard Henderson | # define TCG_TARGET_REG_BITS 32 |
30 | 5d8a4f8f | Richard Henderson | #endif
|
31 | c896fe29 | bellard | //#define TCG_TARGET_WORDS_BIGENDIAN
|
32 | c896fe29 | bellard | |
33 | 5d8a4f8f | Richard Henderson | #if TCG_TARGET_REG_BITS == 64 |
34 | 5d8a4f8f | Richard Henderson | # define TCG_TARGET_NB_REGS 16 |
35 | 5d8a4f8f | Richard Henderson | #else
|
36 | 5d8a4f8f | Richard Henderson | # define TCG_TARGET_NB_REGS 8 |
37 | 5d8a4f8f | Richard Henderson | #endif
|
38 | c896fe29 | bellard | |
39 | c896fe29 | bellard | enum {
|
40 | c896fe29 | bellard | TCG_REG_EAX = 0,
|
41 | c896fe29 | bellard | TCG_REG_ECX, |
42 | c896fe29 | bellard | TCG_REG_EDX, |
43 | c896fe29 | bellard | TCG_REG_EBX, |
44 | c896fe29 | bellard | TCG_REG_ESP, |
45 | c896fe29 | bellard | TCG_REG_EBP, |
46 | c896fe29 | bellard | TCG_REG_ESI, |
47 | c896fe29 | bellard | TCG_REG_EDI, |
48 | 5d8a4f8f | Richard Henderson | |
49 | 5d8a4f8f | Richard Henderson | /* 64-bit registers; always define the symbols to avoid
|
50 | 5d8a4f8f | Richard Henderson | too much if-deffing. */
|
51 | 5d8a4f8f | Richard Henderson | TCG_REG_R8, |
52 | 5d8a4f8f | Richard Henderson | TCG_REG_R9, |
53 | 5d8a4f8f | Richard Henderson | TCG_REG_R10, |
54 | 5d8a4f8f | Richard Henderson | TCG_REG_R11, |
55 | 5d8a4f8f | Richard Henderson | TCG_REG_R12, |
56 | 5d8a4f8f | Richard Henderson | TCG_REG_R13, |
57 | 5d8a4f8f | Richard Henderson | TCG_REG_R14, |
58 | 5d8a4f8f | Richard Henderson | TCG_REG_R15, |
59 | 5d8a4f8f | Richard Henderson | TCG_REG_RAX = TCG_REG_EAX, |
60 | 5d8a4f8f | Richard Henderson | TCG_REG_RCX = TCG_REG_ECX, |
61 | 5d8a4f8f | Richard Henderson | TCG_REG_RDX = TCG_REG_EDX, |
62 | 5d8a4f8f | Richard Henderson | TCG_REG_RBX = TCG_REG_EBX, |
63 | 5d8a4f8f | Richard Henderson | TCG_REG_RSP = TCG_REG_ESP, |
64 | 5d8a4f8f | Richard Henderson | TCG_REG_RBP = TCG_REG_EBP, |
65 | 5d8a4f8f | Richard Henderson | TCG_REG_RSI = TCG_REG_ESI, |
66 | 5d8a4f8f | Richard Henderson | TCG_REG_RDI = TCG_REG_EDI, |
67 | c896fe29 | bellard | }; |
68 | c896fe29 | bellard | |
69 | 5d8a4f8f | Richard Henderson | #define TCG_CT_CONST_S32 0x100 |
70 | 5d8a4f8f | Richard Henderson | #define TCG_CT_CONST_U32 0x200 |
71 | 5d8a4f8f | Richard Henderson | |
72 | c896fe29 | bellard | /* used for function call generation */
|
73 | c896fe29 | bellard | #define TCG_REG_CALL_STACK TCG_REG_ESP
|
74 | c896fe29 | bellard | #define TCG_TARGET_STACK_ALIGN 16 |
75 | 39cf05d3 | bellard | #define TCG_TARGET_CALL_STACK_OFFSET 0 |
76 | c896fe29 | bellard | |
77 | 9619376c | aurel32 | /* optional instructions */
|
78 | 31d66551 | Aurelien Jarno | #define TCG_TARGET_HAS_div2_i32
|
79 | 36828256 | Richard Henderson | #define TCG_TARGET_HAS_rot_i32
|
80 | 9619376c | aurel32 | #define TCG_TARGET_HAS_ext8s_i32
|
81 | 9619376c | aurel32 | #define TCG_TARGET_HAS_ext16s_i32
|
82 | 5f0ce17f | Aurelien Jarno | #define TCG_TARGET_HAS_ext8u_i32
|
83 | 5f0ce17f | Aurelien Jarno | #define TCG_TARGET_HAS_ext16u_i32
|
84 | 36828256 | Richard Henderson | #define TCG_TARGET_HAS_bswap16_i32
|
85 | 36828256 | Richard Henderson | #define TCG_TARGET_HAS_bswap32_i32
|
86 | 36828256 | Richard Henderson | #define TCG_TARGET_HAS_neg_i32
|
87 | 36828256 | Richard Henderson | #define TCG_TARGET_HAS_not_i32
|
88 | 36828256 | Richard Henderson | // #define TCG_TARGET_HAS_andc_i32
|
89 | 36828256 | Richard Henderson | // #define TCG_TARGET_HAS_orc_i32
|
90 | 8d625cf1 | Richard Henderson | // #define TCG_TARGET_HAS_eqv_i32
|
91 | 9940a96b | Richard Henderson | // #define TCG_TARGET_HAS_nand_i32
|
92 | 32d98fbd | Richard Henderson | // #define TCG_TARGET_HAS_nor_i32
|
93 | 9619376c | aurel32 | |
94 | 5d8a4f8f | Richard Henderson | #if TCG_TARGET_REG_BITS == 64 |
95 | 5d8a4f8f | Richard Henderson | #define TCG_TARGET_HAS_div2_i64
|
96 | 5d8a4f8f | Richard Henderson | #define TCG_TARGET_HAS_rot_i64
|
97 | 5d8a4f8f | Richard Henderson | #define TCG_TARGET_HAS_ext8s_i64
|
98 | 5d8a4f8f | Richard Henderson | #define TCG_TARGET_HAS_ext16s_i64
|
99 | 5d8a4f8f | Richard Henderson | #define TCG_TARGET_HAS_ext32s_i64
|
100 | 5d8a4f8f | Richard Henderson | #define TCG_TARGET_HAS_ext8u_i64
|
101 | 5d8a4f8f | Richard Henderson | #define TCG_TARGET_HAS_ext16u_i64
|
102 | 5d8a4f8f | Richard Henderson | #define TCG_TARGET_HAS_ext32u_i64
|
103 | 5d8a4f8f | Richard Henderson | #define TCG_TARGET_HAS_bswap16_i64
|
104 | 5d8a4f8f | Richard Henderson | #define TCG_TARGET_HAS_bswap32_i64
|
105 | 5d8a4f8f | Richard Henderson | #define TCG_TARGET_HAS_bswap64_i64
|
106 | 5d8a4f8f | Richard Henderson | #define TCG_TARGET_HAS_neg_i64
|
107 | 5d8a4f8f | Richard Henderson | #define TCG_TARGET_HAS_not_i64
|
108 | 5d8a4f8f | Richard Henderson | // #define TCG_TARGET_HAS_andc_i64
|
109 | 5d8a4f8f | Richard Henderson | // #define TCG_TARGET_HAS_orc_i64
|
110 | 5d8a4f8f | Richard Henderson | // #define TCG_TARGET_HAS_eqv_i64
|
111 | 5d8a4f8f | Richard Henderson | // #define TCG_TARGET_HAS_nand_i64
|
112 | 5d8a4f8f | Richard Henderson | // #define TCG_TARGET_HAS_nor_i64
|
113 | 5d8a4f8f | Richard Henderson | #endif
|
114 | 5d8a4f8f | Richard Henderson | |
115 | 379f6698 | Paul Brook | #define TCG_TARGET_HAS_GUEST_BASE
|
116 | 379f6698 | Paul Brook | |
117 | c896fe29 | bellard | /* Note: must be synced with dyngen-exec.h */
|
118 | 5d8a4f8f | Richard Henderson | #if TCG_TARGET_REG_BITS == 64 |
119 | 5d8a4f8f | Richard Henderson | # define TCG_AREG0 TCG_REG_R14
|
120 | 5d8a4f8f | Richard Henderson | #else
|
121 | 5d8a4f8f | Richard Henderson | # define TCG_AREG0 TCG_REG_EBP
|
122 | 5d8a4f8f | Richard Henderson | #endif
|
123 | c896fe29 | bellard | |
124 | c896fe29 | bellard | static inline void flush_icache_range(unsigned long start, unsigned long stop) |
125 | c896fe29 | bellard | { |
126 | c896fe29 | bellard | } |