root / target-sparc / exec.h @ 0828b448
History | View | Annotate | Download (1.7 kB)
1 |
#ifndef EXEC_SPARC_H
|
---|---|
2 |
#define EXEC_SPARC_H 1 |
3 |
#include "config.h" |
4 |
#include "dyngen-exec.h" |
5 |
|
6 |
register struct CPUSPARCState *env asm(AREG0); |
7 |
|
8 |
#ifdef TARGET_SPARC64
|
9 |
#define T0 (env->t0)
|
10 |
#define T2 (env->t2)
|
11 |
#define REGWPTR env->regwptr
|
12 |
#else
|
13 |
register uint32_t T0 asm(AREG1); |
14 |
|
15 |
#undef REG_REGWPTR // Broken |
16 |
#ifdef REG_REGWPTR
|
17 |
#if defined(__sparc__)
|
18 |
register uint32_t *REGWPTR asm(AREG4); |
19 |
#else
|
20 |
register uint32_t *REGWPTR asm(AREG3); |
21 |
#endif
|
22 |
#define reg_REGWPTR
|
23 |
|
24 |
#ifdef AREG4
|
25 |
register uint32_t T2 asm(AREG4); |
26 |
#define reg_T2
|
27 |
#else
|
28 |
#define T2 (env->t2)
|
29 |
#endif
|
30 |
|
31 |
#else
|
32 |
#define REGWPTR env->regwptr
|
33 |
register uint32_t T2 asm(AREG3); |
34 |
#endif
|
35 |
#define reg_T2
|
36 |
#endif
|
37 |
|
38 |
#define FT0 (env->ft0)
|
39 |
#define FT1 (env->ft1)
|
40 |
#define DT0 (env->dt0)
|
41 |
#define DT1 (env->dt1)
|
42 |
#if defined(CONFIG_USER_ONLY)
|
43 |
#define QT0 (env->qt0)
|
44 |
#define QT1 (env->qt1)
|
45 |
#endif
|
46 |
|
47 |
#include "cpu.h" |
48 |
#include "exec-all.h" |
49 |
|
50 |
void cpu_lock(void); |
51 |
void cpu_unlock(void); |
52 |
void cpu_loop_exit(void); |
53 |
void set_cwp(int new_cwp); |
54 |
void do_interrupt(int intno); |
55 |
void memcpy32(target_ulong *dst, const target_ulong *src); |
56 |
target_ulong mmu_probe(CPUState *env, target_ulong address, int mmulev);
|
57 |
void dump_mmu(CPUState *env);
|
58 |
|
59 |
static inline void env_to_regs(void) |
60 |
{ |
61 |
#if defined(reg_REGWPTR)
|
62 |
REGWPTR = env->regbase + (env->cwp * 16);
|
63 |
env->regwptr = REGWPTR; |
64 |
#endif
|
65 |
} |
66 |
|
67 |
static inline void regs_to_env(void) |
68 |
{ |
69 |
} |
70 |
|
71 |
int cpu_sparc_handle_mmu_fault(CPUState *env, target_ulong address, int rw, |
72 |
int mmu_idx, int is_softmmu); |
73 |
|
74 |
static inline int cpu_halted(CPUState *env) { |
75 |
if (!env->halted)
|
76 |
return 0; |
77 |
if ((env->interrupt_request & CPU_INTERRUPT_HARD) && (env->psret != 0)) { |
78 |
env->halted = 0;
|
79 |
return 0; |
80 |
} |
81 |
return EXCP_HALTED;
|
82 |
} |
83 |
|
84 |
#endif
|