Statistics
| Branch: | Revision:

root / hw / vga_int.h @ 0986ac3b

History | View | Annotate | Download (8.3 kB)

1 798b0c25 bellard
/*
2 798b0c25 bellard
 * QEMU internal VGA defines.
3 798b0c25 bellard
 * 
4 798b0c25 bellard
 * Copyright (c) 2003-2004 Fabrice Bellard
5 798b0c25 bellard
 * 
6 798b0c25 bellard
 * Permission is hereby granted, free of charge, to any person obtaining a copy
7 798b0c25 bellard
 * of this software and associated documentation files (the "Software"), to deal
8 798b0c25 bellard
 * in the Software without restriction, including without limitation the rights
9 798b0c25 bellard
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
10 798b0c25 bellard
 * copies of the Software, and to permit persons to whom the Software is
11 798b0c25 bellard
 * furnished to do so, subject to the following conditions:
12 798b0c25 bellard
 *
13 798b0c25 bellard
 * The above copyright notice and this permission notice shall be included in
14 798b0c25 bellard
 * all copies or substantial portions of the Software.
15 798b0c25 bellard
 *
16 798b0c25 bellard
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 798b0c25 bellard
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 798b0c25 bellard
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 798b0c25 bellard
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 798b0c25 bellard
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
21 798b0c25 bellard
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
22 798b0c25 bellard
 * THE SOFTWARE.
23 798b0c25 bellard
 */
24 798b0c25 bellard
#define MSR_COLOR_EMULATION 0x01
25 798b0c25 bellard
#define MSR_PAGE_SELECT     0x20
26 798b0c25 bellard
27 798b0c25 bellard
#define ST01_V_RETRACE      0x08
28 798b0c25 bellard
#define ST01_DISP_ENABLE    0x01
29 798b0c25 bellard
30 798b0c25 bellard
/* bochs VBE support */
31 798b0c25 bellard
#define CONFIG_BOCHS_VBE
32 798b0c25 bellard
33 8454df8b bellard
#define VBE_DISPI_MAX_XRES              1600
34 8454df8b bellard
#define VBE_DISPI_MAX_YRES              1200
35 8454df8b bellard
#define VBE_DISPI_MAX_BPP               32
36 798b0c25 bellard
37 798b0c25 bellard
#define VBE_DISPI_INDEX_ID              0x0
38 798b0c25 bellard
#define VBE_DISPI_INDEX_XRES            0x1
39 798b0c25 bellard
#define VBE_DISPI_INDEX_YRES            0x2
40 798b0c25 bellard
#define VBE_DISPI_INDEX_BPP             0x3
41 798b0c25 bellard
#define VBE_DISPI_INDEX_ENABLE          0x4
42 798b0c25 bellard
#define VBE_DISPI_INDEX_BANK            0x5
43 798b0c25 bellard
#define VBE_DISPI_INDEX_VIRT_WIDTH      0x6
44 798b0c25 bellard
#define VBE_DISPI_INDEX_VIRT_HEIGHT     0x7
45 798b0c25 bellard
#define VBE_DISPI_INDEX_X_OFFSET        0x8
46 798b0c25 bellard
#define VBE_DISPI_INDEX_Y_OFFSET        0x9
47 798b0c25 bellard
#define VBE_DISPI_INDEX_NB              0xa
48 798b0c25 bellard
      
49 798b0c25 bellard
#define VBE_DISPI_ID0                   0xB0C0
50 798b0c25 bellard
#define VBE_DISPI_ID1                   0xB0C1
51 798b0c25 bellard
#define VBE_DISPI_ID2                   0xB0C2
52 798b0c25 bellard
  
53 798b0c25 bellard
#define VBE_DISPI_DISABLED              0x00
54 798b0c25 bellard
#define VBE_DISPI_ENABLED               0x01
55 8454df8b bellard
#define VBE_DISPI_GETCAPS               0x02
56 8454df8b bellard
#define VBE_DISPI_8BIT_DAC              0x20
57 798b0c25 bellard
#define VBE_DISPI_LFB_ENABLED           0x40
58 798b0c25 bellard
#define VBE_DISPI_NOCLEARMEM            0x80
59 798b0c25 bellard
  
60 798b0c25 bellard
#define VBE_DISPI_LFB_PHYSICAL_ADDRESS  0xE0000000
61 798b0c25 bellard
62 798b0c25 bellard
#ifdef CONFIG_BOCHS_VBE
63 4e3e9d0b bellard
64 4e3e9d0b bellard
#define VGA_STATE_COMMON_BOCHS_VBE              \
65 4e3e9d0b bellard
    uint16_t vbe_index;                         \
66 4e3e9d0b bellard
    uint16_t vbe_regs[VBE_DISPI_INDEX_NB];      \
67 4e3e9d0b bellard
    uint32_t vbe_start_addr;                    \
68 4e3e9d0b bellard
    uint32_t vbe_line_offset;                   \
69 798b0c25 bellard
    uint32_t vbe_bank_mask;
70 4e3e9d0b bellard
71 4e3e9d0b bellard
#else
72 4e3e9d0b bellard
73 4e3e9d0b bellard
#define VGA_STATE_COMMON_BOCHS_VBE
74 4e3e9d0b bellard
75 4e3e9d0b bellard
#endif /* !CONFIG_BOCHS_VBE */
76 4e3e9d0b bellard
77 798b0c25 bellard
#define CH_ATTR_SIZE (160 * 100)
78 8454df8b bellard
#define VGA_MAX_HEIGHT 2048
79 4e3e9d0b bellard
80 4e3e9d0b bellard
#define VGA_STATE_COMMON                                                \
81 4e3e9d0b bellard
    uint8_t *vram_ptr;                                                  \
82 4e3e9d0b bellard
    unsigned long vram_offset;                                          \
83 4e3e9d0b bellard
    unsigned int vram_size;                                             \
84 d5295253 bellard
    unsigned long bios_offset;                                          \
85 d5295253 bellard
    unsigned int bios_size;                                             \
86 4e3e9d0b bellard
    uint32_t latch;                                                     \
87 4e3e9d0b bellard
    uint8_t sr_index;                                                   \
88 4e3e9d0b bellard
    uint8_t sr[256];                                                    \
89 4e3e9d0b bellard
    uint8_t gr_index;                                                   \
90 4e3e9d0b bellard
    uint8_t gr[256];                                                    \
91 4e3e9d0b bellard
    uint8_t ar_index;                                                   \
92 4e3e9d0b bellard
    uint8_t ar[21];                                                     \
93 4e3e9d0b bellard
    int ar_flip_flop;                                                   \
94 4e3e9d0b bellard
    uint8_t cr_index;                                                   \
95 4e3e9d0b bellard
    uint8_t cr[256]; /* CRT registers */                                \
96 4e3e9d0b bellard
    uint8_t msr; /* Misc Output Register */                             \
97 4e3e9d0b bellard
    uint8_t fcr; /* Feature Control Register */                         \
98 4e3e9d0b bellard
    uint8_t st00; /* status 0 */                                        \
99 4e3e9d0b bellard
    uint8_t st01; /* status 1 */                                        \
100 4e3e9d0b bellard
    uint8_t dac_state;                                                  \
101 4e3e9d0b bellard
    uint8_t dac_sub_index;                                              \
102 4e3e9d0b bellard
    uint8_t dac_read_index;                                             \
103 4e3e9d0b bellard
    uint8_t dac_write_index;                                            \
104 4e3e9d0b bellard
    uint8_t dac_cache[3]; /* used when writing */                       \
105 4e3e9d0b bellard
    uint8_t palette[768];                                               \
106 4e3e9d0b bellard
    int32_t bank_offset;                                                \
107 4e3e9d0b bellard
    int (*get_bpp)(struct VGAState *s);                                 \
108 4e3e9d0b bellard
    void (*get_offsets)(struct VGAState *s,                             \
109 4e3e9d0b bellard
                        uint32_t *pline_offset,                         \
110 4e3e9d0b bellard
                        uint32_t *pstart_addr);                         \
111 a130a41e bellard
    void (*get_resolution)(struct VGAState *s,                          \
112 a130a41e bellard
                        int *pwidth,                                    \
113 a130a41e bellard
                        int *pheight);                                  \
114 4e3e9d0b bellard
    VGA_STATE_COMMON_BOCHS_VBE                                          \
115 4e3e9d0b bellard
    /* display refresh support */                                       \
116 4e3e9d0b bellard
    DisplayState *ds;                                                   \
117 4e3e9d0b bellard
    uint32_t font_offsets[2];                                           \
118 4e3e9d0b bellard
    int graphic_mode;                                                   \
119 4e3e9d0b bellard
    uint8_t shift_control;                                              \
120 4e3e9d0b bellard
    uint8_t double_scan;                                                \
121 4e3e9d0b bellard
    uint32_t line_offset;                                               \
122 4e3e9d0b bellard
    uint32_t line_compare;                                              \
123 4e3e9d0b bellard
    uint32_t start_addr;                                                \
124 546fa6ab bellard
    uint32_t plane_updated;                                             \
125 4e3e9d0b bellard
    uint8_t last_cw, last_ch;                                           \
126 4e3e9d0b bellard
    uint32_t last_width, last_height; /* in chars or pixels */          \
127 4e3e9d0b bellard
    uint32_t last_scr_width, last_scr_height; /* in pixels */           \
128 4e3e9d0b bellard
    uint8_t cursor_start, cursor_end;                                   \
129 4e3e9d0b bellard
    uint32_t cursor_offset;                                             \
130 4e3e9d0b bellard
    unsigned int (*rgb_to_pixel)(unsigned int r,                        \
131 4e3e9d0b bellard
                                 unsigned int g, unsigned b);           \
132 a8aa669b bellard
    /* hardware mouse cursor support */                                 \
133 a8aa669b bellard
    uint32_t invalidated_y_table[VGA_MAX_HEIGHT / 32];                  \
134 a8aa669b bellard
    void (*cursor_invalidate)(struct VGAState *s);                      \
135 a8aa669b bellard
    void (*cursor_draw_line)(struct VGAState *s, uint8_t *d, int y);    \
136 4e3e9d0b bellard
    /* tell for each page if it has been updated since the last time */ \
137 4e3e9d0b bellard
    uint32_t last_palette[256];                                         \
138 798b0c25 bellard
    uint32_t last_ch_attr[CH_ATTR_SIZE]; /* XXX: make it dynamic */
139 4e3e9d0b bellard
140 4e3e9d0b bellard
141 4e3e9d0b bellard
typedef struct VGAState {
142 4e3e9d0b bellard
    VGA_STATE_COMMON
143 798b0c25 bellard
} VGAState;
144 798b0c25 bellard
145 a8aa669b bellard
static inline int c6_to_8(int v)
146 a8aa669b bellard
{
147 a8aa669b bellard
    int b;
148 a8aa669b bellard
    v &= 0x3f;
149 a8aa669b bellard
    b = v & 1;
150 a8aa669b bellard
    return (v << 2) | (b << 1) | b;
151 a8aa669b bellard
}
152 a8aa669b bellard
153 798b0c25 bellard
void vga_common_init(VGAState *s, DisplayState *ds, uint8_t *vga_ram_base, 
154 798b0c25 bellard
                     unsigned long vga_ram_offset, int vga_ram_size);
155 798b0c25 bellard
uint32_t vga_mem_readb(void *opaque, target_phys_addr_t addr);
156 798b0c25 bellard
void vga_mem_writeb(void *opaque, target_phys_addr_t addr, uint32_t val);
157 a8aa669b bellard
void vga_invalidate_scanlines(VGAState *s, int y1, int y2);
158 a8aa669b bellard
159 a8aa669b bellard
void vga_draw_cursor_line_8(uint8_t *d1, const uint8_t *src1, 
160 a8aa669b bellard
                            int poffset, int w, 
161 a8aa669b bellard
                            unsigned int color0, unsigned int color1,
162 a8aa669b bellard
                            unsigned int color_xor);
163 a8aa669b bellard
void vga_draw_cursor_line_16(uint8_t *d1, const uint8_t *src1, 
164 a8aa669b bellard
                             int poffset, int w, 
165 a8aa669b bellard
                             unsigned int color0, unsigned int color1,
166 a8aa669b bellard
                             unsigned int color_xor);
167 a8aa669b bellard
void vga_draw_cursor_line_32(uint8_t *d1, const uint8_t *src1, 
168 a8aa669b bellard
                             int poffset, int w, 
169 a8aa669b bellard
                             unsigned int color0, unsigned int color1,
170 a8aa669b bellard
                             unsigned int color_xor);
171 798b0c25 bellard
172 798b0c25 bellard
extern const uint8_t sr_mask[8];
173 798b0c25 bellard
extern const uint8_t gr_mask[16];