Statistics
| Branch: | Revision:

root / tcg / x86_64 / tcg-target.h @ 09aac126

History | View | Annotate | Download (2.7 kB)

1 c896fe29 bellard
/*
2 c896fe29 bellard
 * Tiny Code Generator for QEMU
3 c896fe29 bellard
 *
4 c896fe29 bellard
 * Copyright (c) 2008 Fabrice Bellard
5 c896fe29 bellard
 *
6 c896fe29 bellard
 * Permission is hereby granted, free of charge, to any person obtaining a copy
7 c896fe29 bellard
 * of this software and associated documentation files (the "Software"), to deal
8 c896fe29 bellard
 * in the Software without restriction, including without limitation the rights
9 c896fe29 bellard
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
10 c896fe29 bellard
 * copies of the Software, and to permit persons to whom the Software is
11 c896fe29 bellard
 * furnished to do so, subject to the following conditions:
12 c896fe29 bellard
 *
13 c896fe29 bellard
 * The above copyright notice and this permission notice shall be included in
14 c896fe29 bellard
 * all copies or substantial portions of the Software.
15 c896fe29 bellard
 *
16 c896fe29 bellard
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 c896fe29 bellard
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 c896fe29 bellard
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 c896fe29 bellard
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 c896fe29 bellard
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
21 c896fe29 bellard
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
22 c896fe29 bellard
 * THE SOFTWARE.
23 c896fe29 bellard
 */
24 c896fe29 bellard
#define TCG_TARGET_X86_64 1
25 c896fe29 bellard
26 c896fe29 bellard
#define TCG_TARGET_REG_BITS 64
27 c896fe29 bellard
//#define TCG_TARGET_WORDS_BIGENDIAN
28 c896fe29 bellard
29 c896fe29 bellard
#define TCG_TARGET_NB_REGS 16
30 c896fe29 bellard
31 c896fe29 bellard
enum {
32 c896fe29 bellard
    TCG_REG_RAX = 0,
33 c896fe29 bellard
    TCG_REG_RCX,
34 c896fe29 bellard
    TCG_REG_RDX,
35 c896fe29 bellard
    TCG_REG_RBX,
36 c896fe29 bellard
    TCG_REG_RSP,
37 c896fe29 bellard
    TCG_REG_RBP,
38 c896fe29 bellard
    TCG_REG_RSI,
39 c896fe29 bellard
    TCG_REG_RDI,
40 c896fe29 bellard
    TCG_REG_R8,
41 c896fe29 bellard
    TCG_REG_R9,
42 c896fe29 bellard
    TCG_REG_R10,
43 c896fe29 bellard
    TCG_REG_R11,
44 c896fe29 bellard
    TCG_REG_R12,
45 c896fe29 bellard
    TCG_REG_R13,
46 c896fe29 bellard
    TCG_REG_R14,
47 c896fe29 bellard
    TCG_REG_R15,
48 c896fe29 bellard
};
49 c896fe29 bellard
50 c896fe29 bellard
#define TCG_CT_CONST_S32 0x100
51 c896fe29 bellard
#define TCG_CT_CONST_U32 0x200
52 c896fe29 bellard
53 c896fe29 bellard
/* used for function call generation */
54 c896fe29 bellard
#define TCG_REG_CALL_STACK TCG_REG_RSP 
55 c896fe29 bellard
#define TCG_TARGET_STACK_ALIGN 16
56 39cf05d3 bellard
#define TCG_TARGET_CALL_STACK_OFFSET 0
57 c896fe29 bellard
58 c896fe29 bellard
/* optional instructions */
59 86dbdd40 aurel32
#define TCG_TARGET_HAS_bswap16_i32
60 86dbdd40 aurel32
#define TCG_TARGET_HAS_bswap16_i64
61 66896cb8 aurel32
#define TCG_TARGET_HAS_bswap32_i32
62 86dbdd40 aurel32
#define TCG_TARGET_HAS_bswap32_i64
63 66896cb8 aurel32
#define TCG_TARGET_HAS_bswap64_i64
64 390efc54 pbrook
#define TCG_TARGET_HAS_neg_i32
65 390efc54 pbrook
#define TCG_TARGET_HAS_neg_i64
66 d2604285 aurel32
#define TCG_TARGET_HAS_not_i32
67 d2604285 aurel32
#define TCG_TARGET_HAS_not_i64
68 b6d17150 pbrook
#define TCG_TARGET_HAS_ext8s_i32
69 b6d17150 pbrook
#define TCG_TARGET_HAS_ext16s_i32
70 b6d17150 pbrook
#define TCG_TARGET_HAS_ext8s_i64
71 b6d17150 pbrook
#define TCG_TARGET_HAS_ext16s_i64
72 b6d17150 pbrook
#define TCG_TARGET_HAS_ext32s_i64
73 64584218 Aurelien Jarno
#define TCG_TARGET_HAS_ext8u_i32
74 64584218 Aurelien Jarno
#define TCG_TARGET_HAS_ext16u_i32
75 64584218 Aurelien Jarno
#define TCG_TARGET_HAS_ext8u_i64
76 64584218 Aurelien Jarno
#define TCG_TARGET_HAS_ext16u_i64
77 64584218 Aurelien Jarno
#define TCG_TARGET_HAS_ext32u_i64
78 64584218 Aurelien Jarno
79 d42f183c aurel32
#define TCG_TARGET_HAS_rot_i32
80 d42f183c aurel32
#define TCG_TARGET_HAS_rot_i64
81 c896fe29 bellard
82 379f6698 Paul Brook
#define TCG_TARGET_HAS_GUEST_BASE
83 379f6698 Paul Brook
84 c896fe29 bellard
/* Note: must be synced with dyngen-exec.h */
85 c896fe29 bellard
#define TCG_AREG0 TCG_REG_R14
86 c896fe29 bellard
#define TCG_AREG1 TCG_REG_R15
87 c896fe29 bellard
#define TCG_AREG2 TCG_REG_R12
88 c896fe29 bellard
89 c896fe29 bellard
static inline void flush_icache_range(unsigned long start, unsigned long stop)
90 c896fe29 bellard
{
91 c896fe29 bellard
}