Statistics
| Branch: | Revision:

root / hw / misc @ 0d54a502

Name Size
  macio
Makefile.objs 1.2 kB
a9scu.c 4.3 kB
applesmc.c 7.2 kB
arm_l2x0.c 4.8 kB
arm_sysctl.c 19.8 kB
cbus.c 14.8 kB
debugexit.c 2.1 kB
eccmemctl.c 11.2 kB
exynos4210_pmu.c 23.2 kB
imx_ccm.c 8.1 kB
ivshmem.c 22.8 kB
lm32_sys.c 4.6 kB
max111x.c 4.4 kB
milkymist-hpdmc.c 4.2 kB
milkymist-pfpu.c 14.3 kB
mst_fpga.c 6 kB
omap_clk.c 30.3 kB
omap_gpmc.c 28.5 kB
omap_l4.c 4.3 kB
omap_sdrc.c 4.8 kB
omap_tap.c 3.4 kB
pc-testdev.c 5.6 kB
pci-testdev.c 8.8 kB
puv3_pm.c 3.3 kB
pvpanic.c 3.5 kB
pxa2xx_pcmcia.c 5.3 kB
sga.c 2.1 kB
slavio_misc.c 13.1 kB
tmp105.c 6.7 kB
tmp105.h 1 kB
vfio.c 98.9 kB
vmport.c 4.8 kB
zynq_slcr.c 14.5 kB

Latest revisions

# Date Author Comment
0d54a502 07/01/2013 02:11 am Alexander Graf

mac-io: Add escc-legacy memory alias region

Mac OS X's debugging serial driver accesses the ESCC through a different
register layout, called "escc-legacy". This layout differs from the normal
escc register layout purely by the location of the respective registers....

cb446eca 06/28/2013 02:25 pm Andreas Färber

kvm: Change cpu_synchronize_state() argument to CPUState

Change Monitor::mon_cpu to CPUState as well.

Reviewed-by: liguang <>
Acked-by: Paolo Bonzini <>
Signed-off-by: Andreas Färber <>

f3c8fac2 06/25/2013 08:42 pm Stefan Weil

i.MX31: Fix PRCS bit test

cppcheck detected a condition which was always false.

According to the MCIMX31 Reference Manual, the PRCS bits have to be 01
to select the Frequency Pre-Multiplier (FPM). PRCS uses bits 1 and 2,
so we have to test for 2.

Signed-off-by: Stefan Weil <>...

052e87b0 06/20/2013 05:32 pm Paolo Bonzini

memory: make section size a 128-bit integer

So far, the size of all regions passed to listeners could fit in 64 bits,
because artificial regions (containers and aliases) are eliminated by
the memory core, leaving only device regions which have reasonable sizes...

06d985f5 06/20/2013 05:32 pm Avi Kivity

vfio: abort if an emulated iommu is used

vfio doesn't support guest iommus yet, indicate it to the user
by gently depositing a core on their disk.

Reviewed-by: Peter Maydell <>
Signed-off-by: Avi Kivity <>
Signed-off-by: Paolo Bonzini <>

371a775d 06/15/2013 01:53 pm Blue Swirl

Merge branch 'realize-isa.v2' of git://github.com/afaerber/qemu-cpu

  • 'realize-isa.v2' of git://github.com/afaerber/qemu-cpu:
    qdev: Drop FROM_QBUS() macro
    isa: QOM'ify ISADevice
    isa: QOM'ify ISABus
    i8259: Convert PICCommonState to use QOM realizefn...
baefb8bf 06/12/2013 12:17 pm Stefan Hajnoczi

ivshmem: add missing error exit(2)

If the user fails to specify 'chardev' or 'shm' then we cannot continue.
Exit right away so that we don't invoke shm_open(3) with a NULL pointer.

It would be nice to replace exit(1) with error returns in the PCI device...

db895a1e 06/07/2013 01:14 pm Andreas Färber

isa: Use realizefn for ISADevice

Drop ISADeviceClass::init and the resulting no-op initfn and let
children implement their own realizefn. Adapt error handling.
Split off an instance_init where sensible.

Signed-off-by: Andreas Färber <>

c3c4fe35 06/02/2013 06:14 pm Michael S. Tsirkin

pvpanic: use FWCfgState explicitly

Use the type-safe FWCfgState structure instead
of the unsafe void *.

Signed-off-by: Michael S. Tsirkin <>

600c60b7 06/02/2013 06:14 pm Michael S. Tsirkin

fw_cfg: add API to find FW cfg object

Remove some code duplication by adding a
function to look up the fw cfg file.
This way, we don't need to duplicate same strings everywhere.
Use by both fw cfg and pvpanic device.

Signed-off-by: Michael S. Tsirkin <>

View revisions

Also available in: Atom