| Branch: | Revision:

root / target-cris / translate_v10.c @ 0d84be5b

History | View | Annotate | Download (38.3 kB)

# Date Author Comment
43dc2a64 03/18/2010 08:41 pm Blue Swirl

Replace assert(0) with abort() or cpu_abort()

When building with -DNDEBUG, assert(0) will not stop execution
so it must not be used for abnormal termination.

Use cpu_abort() when in CPU context, abort() otherwise.

Signed-off-by: Blue Swirl <>

70539e18 03/07/2010 05:48 pm Blue Swirl

Update to a hopefully more future proof FSF address

See also 8167ee883931cb20c6264fc19d040ce2dc6ceaaa,
530e7615ce3c01882e582c84dc6304ab98a3d5c5 and

Signed-off-by: Blue Swirl <>

4ffb9ae2 02/20/2010 08:17 pm Edgar E. Iglesias

cris: Mask interrupts on dslots for CRISv10.

CRISv10 cores (unlike v32) do not take any interrupts while delayed
jumps are pending (delay slots).

Signed-off-by: Edgar E. Iglesias <>

bf76bafa 02/16/2010 12:39 am Edgar E. Iglesias

crisv10: Prettify.

Signed-off-by: Edgar E. Iglesias <>

40e9eddd 02/15/2010 01:18 pm Edgar E. Iglesias

cris: Add support for CRISv10 translation.

Signed-off-by: Edgar E. Iglesias <>