Revision 0eaef5aa target-mips/cpu.h
b/target-mips/cpu.h | ||
---|---|---|
445 | 445 |
uint32_t CP0_TCStatus_rw_bitmask; /* Read/write bits in CP0_TCStatus */ |
446 | 446 |
int insn_flags; /* Supported instruction set */ |
447 | 447 |
|
448 |
#ifdef CONFIG_USER_ONLY |
|
449 |
target_ulong tls_value; |
|
450 |
#endif |
|
448 |
target_ulong tls_value; /* For usermode emulation */ |
|
451 | 449 |
|
452 | 450 |
CPU_COMMON |
453 | 451 |
|
454 | 452 |
const mips_def_t *cpu_model; |
455 |
#ifndef CONFIG_USER_ONLY |
|
456 | 453 |
void *irq[8]; |
457 |
#endif |
|
458 |
|
|
459 | 454 |
struct QEMUTimer *timer; /* Internal timer */ |
460 | 455 |
}; |
461 | 456 |
|
... | ... | |
494 | 489 |
return env->hflags & MIPS_HFLAG_KSU; |
495 | 490 |
} |
496 | 491 |
|
497 |
#if defined(CONFIG_USER_ONLY) |
|
498 | 492 |
static inline void cpu_clone_regs(CPUState *env, target_ulong newsp) |
499 | 493 |
{ |
500 | 494 |
if (newsp) |
... | ... | |
502 | 496 |
env->active_tc.gpr[7] = 0; |
503 | 497 |
env->active_tc.gpr[2] = 0; |
504 | 498 |
} |
505 |
#endif |
|
506 | 499 |
|
507 | 500 |
#include "cpu-all.h" |
508 | 501 |
|
Also available in: Unified diff