Statistics
| Branch: | Revision:

root / tcg / arm / tcg-target.c @ 0f11f25a

History | View | Annotate | Download (58.5 kB)

1 811d4cf4 balrog
/*
2 811d4cf4 balrog
 * Tiny Code Generator for QEMU
3 811d4cf4 balrog
 *
4 811d4cf4 balrog
 * Copyright (c) 2008 Andrzej Zaborowski
5 811d4cf4 balrog
 *
6 811d4cf4 balrog
 * Permission is hereby granted, free of charge, to any person obtaining a copy
7 811d4cf4 balrog
 * of this software and associated documentation files (the "Software"), to deal
8 811d4cf4 balrog
 * in the Software without restriction, including without limitation the rights
9 811d4cf4 balrog
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
10 811d4cf4 balrog
 * copies of the Software, and to permit persons to whom the Software is
11 811d4cf4 balrog
 * furnished to do so, subject to the following conditions:
12 811d4cf4 balrog
 *
13 811d4cf4 balrog
 * The above copyright notice and this permission notice shall be included in
14 811d4cf4 balrog
 * all copies or substantial portions of the Software.
15 811d4cf4 balrog
 *
16 811d4cf4 balrog
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 811d4cf4 balrog
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 811d4cf4 balrog
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 811d4cf4 balrog
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 811d4cf4 balrog
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
21 811d4cf4 balrog
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
22 811d4cf4 balrog
 * THE SOFTWARE.
23 811d4cf4 balrog
 */
24 d4a9eb1f blueswir1
25 ac34fb5c Aurelien Jarno
#if defined(__ARM_ARCH_7__) ||  \
26 ac34fb5c Aurelien Jarno
    defined(__ARM_ARCH_7A__) || \
27 ac34fb5c Aurelien Jarno
    defined(__ARM_ARCH_7EM__) || \
28 ac34fb5c Aurelien Jarno
    defined(__ARM_ARCH_7M__) || \
29 ac34fb5c Aurelien Jarno
    defined(__ARM_ARCH_7R__)
30 ac34fb5c Aurelien Jarno
#define USE_ARMV7_INSTRUCTIONS
31 ac34fb5c Aurelien Jarno
#endif
32 ac34fb5c Aurelien Jarno
33 ac34fb5c Aurelien Jarno
#if defined(USE_ARMV7_INSTRUCTIONS) || \
34 ac34fb5c Aurelien Jarno
    defined(__ARM_ARCH_6J__) || \
35 ac34fb5c Aurelien Jarno
    defined(__ARM_ARCH_6K__) || \
36 ac34fb5c Aurelien Jarno
    defined(__ARM_ARCH_6T2__) || \
37 ac34fb5c Aurelien Jarno
    defined(__ARM_ARCH_6Z__) || \
38 ac34fb5c Aurelien Jarno
    defined(__ARM_ARCH_6ZK__)
39 ac34fb5c Aurelien Jarno
#define USE_ARMV6_INSTRUCTIONS
40 ac34fb5c Aurelien Jarno
#endif
41 ac34fb5c Aurelien Jarno
42 ac34fb5c Aurelien Jarno
#if defined(USE_ARMV6_INSTRUCTIONS) || \
43 ac34fb5c Aurelien Jarno
    defined(__ARM_ARCH_5T__) || \
44 ac34fb5c Aurelien Jarno
    defined(__ARM_ARCH_5TE__) || \
45 ac34fb5c Aurelien Jarno
    defined(__ARM_ARCH_5TEJ__)
46 ac34fb5c Aurelien Jarno
#define USE_ARMV5_INSTRUCTIONS
47 ac34fb5c Aurelien Jarno
#endif
48 ac34fb5c Aurelien Jarno
49 ac34fb5c Aurelien Jarno
#ifdef USE_ARMV5_INSTRUCTIONS
50 ac34fb5c Aurelien Jarno
static const int use_armv5_instructions = 1;
51 ac34fb5c Aurelien Jarno
#else
52 ac34fb5c Aurelien Jarno
static const int use_armv5_instructions = 0;
53 ac34fb5c Aurelien Jarno
#endif
54 ac34fb5c Aurelien Jarno
#undef USE_ARMV5_INSTRUCTIONS
55 ac34fb5c Aurelien Jarno
56 ac34fb5c Aurelien Jarno
#ifdef USE_ARMV6_INSTRUCTIONS
57 ac34fb5c Aurelien Jarno
static const int use_armv6_instructions = 1;
58 ac34fb5c Aurelien Jarno
#else
59 ac34fb5c Aurelien Jarno
static const int use_armv6_instructions = 0;
60 ac34fb5c Aurelien Jarno
#endif
61 ac34fb5c Aurelien Jarno
#undef USE_ARMV6_INSTRUCTIONS
62 ac34fb5c Aurelien Jarno
63 ac34fb5c Aurelien Jarno
#ifdef USE_ARMV7_INSTRUCTIONS
64 ac34fb5c Aurelien Jarno
static const int use_armv7_instructions = 1;
65 ac34fb5c Aurelien Jarno
#else
66 ac34fb5c Aurelien Jarno
static const int use_armv7_instructions = 0;
67 ac34fb5c Aurelien Jarno
#endif
68 ac34fb5c Aurelien Jarno
#undef USE_ARMV7_INSTRUCTIONS
69 ac34fb5c Aurelien Jarno
70 d4a9eb1f blueswir1
#ifndef NDEBUG
71 d4a9eb1f blueswir1
static const char * const tcg_target_reg_names[TCG_TARGET_NB_REGS] = {
72 811d4cf4 balrog
    "%r0",
73 811d4cf4 balrog
    "%r1",
74 811d4cf4 balrog
    "%r2",
75 811d4cf4 balrog
    "%r3",
76 811d4cf4 balrog
    "%r4",
77 811d4cf4 balrog
    "%r5",
78 811d4cf4 balrog
    "%r6",
79 811d4cf4 balrog
    "%r7",
80 811d4cf4 balrog
    "%r8",
81 811d4cf4 balrog
    "%r9",
82 811d4cf4 balrog
    "%r10",
83 811d4cf4 balrog
    "%r11",
84 811d4cf4 balrog
    "%r12",
85 811d4cf4 balrog
    "%r13",
86 811d4cf4 balrog
    "%r14",
87 e4a7d5e8 Aurelien Jarno
    "%pc",
88 811d4cf4 balrog
};
89 d4a9eb1f blueswir1
#endif
90 811d4cf4 balrog
91 d4a9eb1f blueswir1
static const int tcg_target_reg_alloc_order[] = {
92 811d4cf4 balrog
    TCG_REG_R4,
93 811d4cf4 balrog
    TCG_REG_R5,
94 811d4cf4 balrog
    TCG_REG_R6,
95 811d4cf4 balrog
    TCG_REG_R7,
96 811d4cf4 balrog
    TCG_REG_R8,
97 811d4cf4 balrog
    TCG_REG_R9,
98 811d4cf4 balrog
    TCG_REG_R10,
99 811d4cf4 balrog
    TCG_REG_R11,
100 811d4cf4 balrog
    TCG_REG_R13,
101 914ccf51 Aurelien Jarno
    TCG_REG_R0,
102 914ccf51 Aurelien Jarno
    TCG_REG_R1,
103 914ccf51 Aurelien Jarno
    TCG_REG_R2,
104 914ccf51 Aurelien Jarno
    TCG_REG_R3,
105 914ccf51 Aurelien Jarno
    TCG_REG_R12,
106 811d4cf4 balrog
    TCG_REG_R14,
107 811d4cf4 balrog
};
108 811d4cf4 balrog
109 d4a9eb1f blueswir1
static const int tcg_target_call_iarg_regs[4] = {
110 811d4cf4 balrog
    TCG_REG_R0, TCG_REG_R1, TCG_REG_R2, TCG_REG_R3
111 811d4cf4 balrog
};
112 d4a9eb1f blueswir1
static const int tcg_target_call_oarg_regs[2] = {
113 811d4cf4 balrog
    TCG_REG_R0, TCG_REG_R1
114 811d4cf4 balrog
};
115 811d4cf4 balrog
116 c69806ab Aurelien Jarno
static inline void reloc_abs32(void *code_ptr, tcg_target_long target)
117 c69806ab Aurelien Jarno
{
118 c69806ab Aurelien Jarno
    *(uint32_t *) code_ptr = target;
119 c69806ab Aurelien Jarno
}
120 c69806ab Aurelien Jarno
121 c69806ab Aurelien Jarno
static inline void reloc_pc24(void *code_ptr, tcg_target_long target)
122 c69806ab Aurelien Jarno
{
123 c69806ab Aurelien Jarno
    uint32_t offset = ((target - ((tcg_target_long) code_ptr + 8)) >> 2);
124 c69806ab Aurelien Jarno
125 c69806ab Aurelien Jarno
    *(uint32_t *) code_ptr = ((*(uint32_t *) code_ptr) & ~0xffffff)
126 c69806ab Aurelien Jarno
                             | (offset & 0xffffff);
127 c69806ab Aurelien Jarno
}
128 c69806ab Aurelien Jarno
129 650bbb36 balrog
static void patch_reloc(uint8_t *code_ptr, int type,
130 811d4cf4 balrog
                tcg_target_long value, tcg_target_long addend)
131 811d4cf4 balrog
{
132 811d4cf4 balrog
    switch (type) {
133 811d4cf4 balrog
    case R_ARM_ABS32:
134 c69806ab Aurelien Jarno
        reloc_abs32(code_ptr, value);
135 811d4cf4 balrog
        break;
136 811d4cf4 balrog
137 811d4cf4 balrog
    case R_ARM_CALL:
138 811d4cf4 balrog
    case R_ARM_JUMP24:
139 811d4cf4 balrog
    default:
140 811d4cf4 balrog
        tcg_abort();
141 811d4cf4 balrog
142 811d4cf4 balrog
    case R_ARM_PC24:
143 c69806ab Aurelien Jarno
        reloc_pc24(code_ptr, value);
144 811d4cf4 balrog
        break;
145 811d4cf4 balrog
    }
146 811d4cf4 balrog
}
147 811d4cf4 balrog
148 811d4cf4 balrog
/* maximum number of register used for input function arguments */
149 811d4cf4 balrog
static inline int tcg_target_get_call_iarg_regs_count(int flags)
150 811d4cf4 balrog
{
151 811d4cf4 balrog
    return 4;
152 811d4cf4 balrog
}
153 811d4cf4 balrog
154 811d4cf4 balrog
/* parse target specific constraints */
155 d4a9eb1f blueswir1
static int target_parse_constraint(TCGArgConstraint *ct, const char **pct_str)
156 811d4cf4 balrog
{
157 811d4cf4 balrog
    const char *ct_str;
158 811d4cf4 balrog
159 811d4cf4 balrog
    ct_str = *pct_str;
160 811d4cf4 balrog
    switch (ct_str[0]) {
161 cb4e581f Laurent Desnogues
    case 'I':
162 cb4e581f Laurent Desnogues
         ct->ct |= TCG_CT_CONST_ARM;
163 cb4e581f Laurent Desnogues
         break;
164 cb4e581f Laurent Desnogues
165 811d4cf4 balrog
    case 'r':
166 811d4cf4 balrog
        ct->ct |= TCG_CT_REG;
167 811d4cf4 balrog
        tcg_regset_set32(ct->u.regs, 0, (1 << TCG_TARGET_NB_REGS) - 1);
168 811d4cf4 balrog
        break;
169 811d4cf4 balrog
170 67dcab73 Aurelien Jarno
    /* qemu_ld address */
171 67dcab73 Aurelien Jarno
    case 'l':
172 811d4cf4 balrog
        ct->ct |= TCG_CT_REG;
173 811d4cf4 balrog
        tcg_regset_set32(ct->u.regs, 0, (1 << TCG_TARGET_NB_REGS) - 1);
174 67dcab73 Aurelien Jarno
#ifdef CONFIG_SOFTMMU
175 67dcab73 Aurelien Jarno
        /* r0 and r1 will be overwritten when reading the tlb entry,
176 67dcab73 Aurelien Jarno
           so don't use these. */
177 811d4cf4 balrog
        tcg_regset_reset_reg(ct->u.regs, TCG_REG_R0);
178 811d4cf4 balrog
        tcg_regset_reset_reg(ct->u.regs, TCG_REG_R1);
179 67dcab73 Aurelien Jarno
#endif
180 811d4cf4 balrog
        break;
181 67dcab73 Aurelien Jarno
    case 'L':
182 d0660ed4 balrog
        ct->ct |= TCG_CT_REG;
183 d0660ed4 balrog
        tcg_regset_set32(ct->u.regs, 0, (1 << TCG_TARGET_NB_REGS) - 1);
184 67dcab73 Aurelien Jarno
#ifdef CONFIG_SOFTMMU
185 67dcab73 Aurelien Jarno
        /* r1 is still needed to load data_reg or data_reg2,
186 67dcab73 Aurelien Jarno
           so don't use it. */
187 d0660ed4 balrog
        tcg_regset_reset_reg(ct->u.regs, TCG_REG_R1);
188 67dcab73 Aurelien Jarno
#endif
189 d0660ed4 balrog
        break;
190 d0660ed4 balrog
191 67dcab73 Aurelien Jarno
    /* qemu_st address & data_reg */
192 67dcab73 Aurelien Jarno
    case 's':
193 811d4cf4 balrog
        ct->ct |= TCG_CT_REG;
194 811d4cf4 balrog
        tcg_regset_set32(ct->u.regs, 0, (1 << TCG_TARGET_NB_REGS) - 1);
195 67dcab73 Aurelien Jarno
        /* r0 and r1 will be overwritten when reading the tlb entry
196 67dcab73 Aurelien Jarno
           (softmmu only) and doing the byte swapping, so don't
197 67dcab73 Aurelien Jarno
           use these. */
198 811d4cf4 balrog
        tcg_regset_reset_reg(ct->u.regs, TCG_REG_R0);
199 811d4cf4 balrog
        tcg_regset_reset_reg(ct->u.regs, TCG_REG_R1);
200 811d4cf4 balrog
        break;
201 67dcab73 Aurelien Jarno
    /* qemu_st64 data_reg2 */
202 67dcab73 Aurelien Jarno
    case 'S':
203 811d4cf4 balrog
        ct->ct |= TCG_CT_REG;
204 811d4cf4 balrog
        tcg_regset_set32(ct->u.regs, 0, (1 << TCG_TARGET_NB_REGS) - 1);
205 67dcab73 Aurelien Jarno
        /* r0 and r1 will be overwritten when reading the tlb entry
206 67dcab73 Aurelien Jarno
            (softmmu only) and doing the byte swapping, so don't
207 67dcab73 Aurelien Jarno
            use these. */
208 811d4cf4 balrog
        tcg_regset_reset_reg(ct->u.regs, TCG_REG_R0);
209 811d4cf4 balrog
        tcg_regset_reset_reg(ct->u.regs, TCG_REG_R1);
210 67dcab73 Aurelien Jarno
#ifdef CONFIG_SOFTMMU
211 67dcab73 Aurelien Jarno
        /* r2 is still needed to load data_reg, so don't use it. */
212 67dcab73 Aurelien Jarno
        tcg_regset_reset_reg(ct->u.regs, TCG_REG_R2);
213 811d4cf4 balrog
#endif
214 67dcab73 Aurelien Jarno
        break;
215 811d4cf4 balrog
216 811d4cf4 balrog
    default:
217 811d4cf4 balrog
        return -1;
218 811d4cf4 balrog
    }
219 811d4cf4 balrog
    ct_str++;
220 811d4cf4 balrog
    *pct_str = ct_str;
221 811d4cf4 balrog
222 811d4cf4 balrog
    return 0;
223 811d4cf4 balrog
}
224 811d4cf4 balrog
225 94953e6d Laurent Desnogues
static inline uint32_t rotl(uint32_t val, int n)
226 94953e6d Laurent Desnogues
{
227 94953e6d Laurent Desnogues
  return (val << n) | (val >> (32 - n));
228 94953e6d Laurent Desnogues
}
229 94953e6d Laurent Desnogues
230 94953e6d Laurent Desnogues
/* ARM immediates for ALU instructions are made of an unsigned 8-bit
231 94953e6d Laurent Desnogues
   right-rotated by an even amount between 0 and 30. */
232 94953e6d Laurent Desnogues
static inline int encode_imm(uint32_t imm)
233 94953e6d Laurent Desnogues
{
234 4e6f6d4c Laurent Desnogues
    int shift;
235 4e6f6d4c Laurent Desnogues
236 94953e6d Laurent Desnogues
    /* simple case, only lower bits */
237 94953e6d Laurent Desnogues
    if ((imm & ~0xff) == 0)
238 94953e6d Laurent Desnogues
        return 0;
239 94953e6d Laurent Desnogues
    /* then try a simple even shift */
240 94953e6d Laurent Desnogues
    shift = ctz32(imm) & ~1;
241 94953e6d Laurent Desnogues
    if (((imm >> shift) & ~0xff) == 0)
242 94953e6d Laurent Desnogues
        return 32 - shift;
243 94953e6d Laurent Desnogues
    /* now try harder with rotations */
244 94953e6d Laurent Desnogues
    if ((rotl(imm, 2) & ~0xff) == 0)
245 94953e6d Laurent Desnogues
        return 2;
246 94953e6d Laurent Desnogues
    if ((rotl(imm, 4) & ~0xff) == 0)
247 94953e6d Laurent Desnogues
        return 4;
248 94953e6d Laurent Desnogues
    if ((rotl(imm, 6) & ~0xff) == 0)
249 94953e6d Laurent Desnogues
        return 6;
250 94953e6d Laurent Desnogues
    /* imm can't be encoded */
251 94953e6d Laurent Desnogues
    return -1;
252 94953e6d Laurent Desnogues
}
253 cb4e581f Laurent Desnogues
254 cb4e581f Laurent Desnogues
static inline int check_fit_imm(uint32_t imm)
255 cb4e581f Laurent Desnogues
{
256 94953e6d Laurent Desnogues
    return encode_imm(imm) >= 0;
257 cb4e581f Laurent Desnogues
}
258 cb4e581f Laurent Desnogues
259 811d4cf4 balrog
/* Test if a constant matches the constraint.
260 811d4cf4 balrog
 * TODO: define constraints for:
261 811d4cf4 balrog
 *
262 811d4cf4 balrog
 * ldr/str offset:   between -0xfff and 0xfff
263 811d4cf4 balrog
 * ldrh/strh offset: between -0xff and 0xff
264 811d4cf4 balrog
 * mov operand2:     values represented with x << (2 * y), x < 0x100
265 811d4cf4 balrog
 * add, sub, eor...: ditto
266 811d4cf4 balrog
 */
267 811d4cf4 balrog
static inline int tcg_target_const_match(tcg_target_long val,
268 811d4cf4 balrog
                const TCGArgConstraint *arg_ct)
269 811d4cf4 balrog
{
270 811d4cf4 balrog
    int ct;
271 811d4cf4 balrog
    ct = arg_ct->ct;
272 811d4cf4 balrog
    if (ct & TCG_CT_CONST)
273 811d4cf4 balrog
        return 1;
274 cb4e581f Laurent Desnogues
    else if ((ct & TCG_CT_CONST_ARM) && check_fit_imm(val))
275 cb4e581f Laurent Desnogues
        return 1;
276 811d4cf4 balrog
    else
277 811d4cf4 balrog
        return 0;
278 811d4cf4 balrog
}
279 811d4cf4 balrog
280 811d4cf4 balrog
enum arm_data_opc_e {
281 811d4cf4 balrog
    ARITH_AND = 0x0,
282 811d4cf4 balrog
    ARITH_EOR = 0x1,
283 811d4cf4 balrog
    ARITH_SUB = 0x2,
284 811d4cf4 balrog
    ARITH_RSB = 0x3,
285 811d4cf4 balrog
    ARITH_ADD = 0x4,
286 811d4cf4 balrog
    ARITH_ADC = 0x5,
287 811d4cf4 balrog
    ARITH_SBC = 0x6,
288 811d4cf4 balrog
    ARITH_RSC = 0x7,
289 3979144c pbrook
    ARITH_TST = 0x8,
290 811d4cf4 balrog
    ARITH_CMP = 0xa,
291 811d4cf4 balrog
    ARITH_CMN = 0xb,
292 811d4cf4 balrog
    ARITH_ORR = 0xc,
293 811d4cf4 balrog
    ARITH_MOV = 0xd,
294 811d4cf4 balrog
    ARITH_BIC = 0xe,
295 811d4cf4 balrog
    ARITH_MVN = 0xf,
296 811d4cf4 balrog
};
297 811d4cf4 balrog
298 3979144c pbrook
#define TO_CPSR(opc) \
299 3979144c pbrook
  ((opc == ARITH_CMP || opc == ARITH_CMN || opc == ARITH_TST) << 20)
300 811d4cf4 balrog
301 811d4cf4 balrog
#define SHIFT_IMM_LSL(im)        (((im) << 7) | 0x00)
302 811d4cf4 balrog
#define SHIFT_IMM_LSR(im)        (((im) << 7) | 0x20)
303 811d4cf4 balrog
#define SHIFT_IMM_ASR(im)        (((im) << 7) | 0x40)
304 811d4cf4 balrog
#define SHIFT_IMM_ROR(im)        (((im) << 7) | 0x60)
305 811d4cf4 balrog
#define SHIFT_REG_LSL(rs)        (((rs) << 8) | 0x10)
306 811d4cf4 balrog
#define SHIFT_REG_LSR(rs)        (((rs) << 8) | 0x30)
307 811d4cf4 balrog
#define SHIFT_REG_ASR(rs)        (((rs) << 8) | 0x50)
308 811d4cf4 balrog
#define SHIFT_REG_ROR(rs)        (((rs) << 8) | 0x70)
309 811d4cf4 balrog
310 811d4cf4 balrog
enum arm_cond_code_e {
311 811d4cf4 balrog
    COND_EQ = 0x0,
312 811d4cf4 balrog
    COND_NE = 0x1,
313 811d4cf4 balrog
    COND_CS = 0x2,        /* Unsigned greater or equal */
314 811d4cf4 balrog
    COND_CC = 0x3,        /* Unsigned less than */
315 811d4cf4 balrog
    COND_MI = 0x4,        /* Negative */
316 811d4cf4 balrog
    COND_PL = 0x5,        /* Zero or greater */
317 811d4cf4 balrog
    COND_VS = 0x6,        /* Overflow */
318 811d4cf4 balrog
    COND_VC = 0x7,        /* No overflow */
319 811d4cf4 balrog
    COND_HI = 0x8,        /* Unsigned greater than */
320 811d4cf4 balrog
    COND_LS = 0x9,        /* Unsigned less or equal */
321 811d4cf4 balrog
    COND_GE = 0xa,
322 811d4cf4 balrog
    COND_LT = 0xb,
323 811d4cf4 balrog
    COND_GT = 0xc,
324 811d4cf4 balrog
    COND_LE = 0xd,
325 811d4cf4 balrog
    COND_AL = 0xe,
326 811d4cf4 balrog
};
327 811d4cf4 balrog
328 811d4cf4 balrog
static const uint8_t tcg_cond_to_arm_cond[10] = {
329 811d4cf4 balrog
    [TCG_COND_EQ] = COND_EQ,
330 811d4cf4 balrog
    [TCG_COND_NE] = COND_NE,
331 811d4cf4 balrog
    [TCG_COND_LT] = COND_LT,
332 811d4cf4 balrog
    [TCG_COND_GE] = COND_GE,
333 811d4cf4 balrog
    [TCG_COND_LE] = COND_LE,
334 811d4cf4 balrog
    [TCG_COND_GT] = COND_GT,
335 811d4cf4 balrog
    /* unsigned */
336 811d4cf4 balrog
    [TCG_COND_LTU] = COND_CC,
337 811d4cf4 balrog
    [TCG_COND_GEU] = COND_CS,
338 811d4cf4 balrog
    [TCG_COND_LEU] = COND_LS,
339 811d4cf4 balrog
    [TCG_COND_GTU] = COND_HI,
340 811d4cf4 balrog
};
341 811d4cf4 balrog
342 811d4cf4 balrog
static inline void tcg_out_bx(TCGContext *s, int cond, int rn)
343 811d4cf4 balrog
{
344 811d4cf4 balrog
    tcg_out32(s, (cond << 28) | 0x012fff10 | rn);
345 811d4cf4 balrog
}
346 811d4cf4 balrog
347 811d4cf4 balrog
static inline void tcg_out_b(TCGContext *s, int cond, int32_t offset)
348 811d4cf4 balrog
{
349 811d4cf4 balrog
    tcg_out32(s, (cond << 28) | 0x0a000000 |
350 811d4cf4 balrog
                    (((offset - 8) >> 2) & 0x00ffffff));
351 811d4cf4 balrog
}
352 811d4cf4 balrog
353 e936243a balrog
static inline void tcg_out_b_noaddr(TCGContext *s, int cond)
354 e936243a balrog
{
355 e2542fe2 Juan Quintela
#ifdef HOST_WORDS_BIGENDIAN
356 e936243a balrog
    tcg_out8(s, (cond << 4) | 0x0a);
357 e936243a balrog
    s->code_ptr += 3;
358 e936243a balrog
#else
359 e936243a balrog
    s->code_ptr += 3;
360 e936243a balrog
    tcg_out8(s, (cond << 4) | 0x0a);
361 e936243a balrog
#endif
362 e936243a balrog
}
363 e936243a balrog
364 811d4cf4 balrog
static inline void tcg_out_bl(TCGContext *s, int cond, int32_t offset)
365 811d4cf4 balrog
{
366 811d4cf4 balrog
    tcg_out32(s, (cond << 28) | 0x0b000000 |
367 811d4cf4 balrog
                    (((offset - 8) >> 2) & 0x00ffffff));
368 811d4cf4 balrog
}
369 811d4cf4 balrog
370 23401b58 Aurelien Jarno
static inline void tcg_out_blx(TCGContext *s, int cond, int rn)
371 23401b58 Aurelien Jarno
{
372 23401b58 Aurelien Jarno
    tcg_out32(s, (cond << 28) | 0x012fff30 | rn);
373 23401b58 Aurelien Jarno
}
374 23401b58 Aurelien Jarno
375 811d4cf4 balrog
static inline void tcg_out_dat_reg(TCGContext *s,
376 811d4cf4 balrog
                int cond, int opc, int rd, int rn, int rm, int shift)
377 811d4cf4 balrog
{
378 811d4cf4 balrog
    tcg_out32(s, (cond << 28) | (0 << 25) | (opc << 21) | TO_CPSR(opc) |
379 811d4cf4 balrog
                    (rn << 16) | (rd << 12) | shift | rm);
380 811d4cf4 balrog
}
381 811d4cf4 balrog
382 811d4cf4 balrog
static inline void tcg_out_dat_reg2(TCGContext *s,
383 811d4cf4 balrog
                int cond, int opc0, int opc1, int rd0, int rd1,
384 811d4cf4 balrog
                int rn0, int rn1, int rm0, int rm1, int shift)
385 811d4cf4 balrog
{
386 0c9c3a9e balrog
    if (rd0 == rn1 || rd0 == rm1) {
387 0c9c3a9e balrog
        tcg_out32(s, (cond << 28) | (0 << 25) | (opc0 << 21) | (1 << 20) |
388 0c9c3a9e balrog
                        (rn0 << 16) | (8 << 12) | shift | rm0);
389 0c9c3a9e balrog
        tcg_out32(s, (cond << 28) | (0 << 25) | (opc1 << 21) |
390 0c9c3a9e balrog
                        (rn1 << 16) | (rd1 << 12) | shift | rm1);
391 0c9c3a9e balrog
        tcg_out_dat_reg(s, cond, ARITH_MOV,
392 0c9c3a9e balrog
                        rd0, 0, TCG_REG_R8, SHIFT_IMM_LSL(0));
393 0c9c3a9e balrog
    } else {
394 0c9c3a9e balrog
        tcg_out32(s, (cond << 28) | (0 << 25) | (opc0 << 21) | (1 << 20) |
395 0c9c3a9e balrog
                        (rn0 << 16) | (rd0 << 12) | shift | rm0);
396 0c9c3a9e balrog
        tcg_out32(s, (cond << 28) | (0 << 25) | (opc1 << 21) |
397 0c9c3a9e balrog
                        (rn1 << 16) | (rd1 << 12) | shift | rm1);
398 0c9c3a9e balrog
    }
399 811d4cf4 balrog
}
400 811d4cf4 balrog
401 811d4cf4 balrog
static inline void tcg_out_dat_imm(TCGContext *s,
402 811d4cf4 balrog
                int cond, int opc, int rd, int rn, int im)
403 811d4cf4 balrog
{
404 3979144c pbrook
    tcg_out32(s, (cond << 28) | (1 << 25) | (opc << 21) | TO_CPSR(opc) |
405 811d4cf4 balrog
                    (rn << 16) | (rd << 12) | im);
406 811d4cf4 balrog
}
407 811d4cf4 balrog
408 811d4cf4 balrog
static inline void tcg_out_movi32(TCGContext *s,
409 0f11f25a Aurelien Jarno
                int cond, int rd, uint32_t arg)
410 811d4cf4 balrog
{
411 811d4cf4 balrog
    /* TODO: This is very suboptimal, we can easily have a constant
412 811d4cf4 balrog
     * pool somewhere after all the instructions.  */
413 0f11f25a Aurelien Jarno
    if ((int)arg < 0 && (int)arg >= -0x100) {
414 0f11f25a Aurelien Jarno
        tcg_out_dat_imm(s, cond, ARITH_MVN, rd, 0, (~arg) & 0xff);
415 0f11f25a Aurelien Jarno
    } else if (use_armv7_instructions) {
416 ac34fb5c Aurelien Jarno
        /* use movw/movt */
417 ac34fb5c Aurelien Jarno
        /* movw */
418 ac34fb5c Aurelien Jarno
        tcg_out32(s, (cond << 28) | 0x03000000 | (rd << 12)
419 ac34fb5c Aurelien Jarno
                  | ((arg << 4) & 0x000f0000) | (arg & 0xfff));
420 0f11f25a Aurelien Jarno
        if (arg & 0xffff0000) {
421 ac34fb5c Aurelien Jarno
            /* movt */
422 ac34fb5c Aurelien Jarno
            tcg_out32(s, (cond << 28) | 0x03400000 | (rd << 12)
423 ac34fb5c Aurelien Jarno
                      | ((arg >> 12) & 0x000f0000) | ((arg >> 16) & 0xfff));
424 ac34fb5c Aurelien Jarno
        }
425 0f11f25a Aurelien Jarno
    } else {
426 0f11f25a Aurelien Jarno
        int opc = ARITH_MOV;
427 0f11f25a Aurelien Jarno
        int rn = 0;
428 0f11f25a Aurelien Jarno
429 0f11f25a Aurelien Jarno
        do {
430 0f11f25a Aurelien Jarno
            int i, rot;
431 0f11f25a Aurelien Jarno
432 0f11f25a Aurelien Jarno
            i = ctz32(arg) & ~1;
433 0f11f25a Aurelien Jarno
            rot = ((32 - i) << 7) & 0xf00;
434 0f11f25a Aurelien Jarno
            tcg_out_dat_imm(s, cond, opc, rd, rn, ((arg >> i) & 0xff) | rot);
435 0f11f25a Aurelien Jarno
            arg &= ~(0xff << i);
436 0f11f25a Aurelien Jarno
437 0f11f25a Aurelien Jarno
            opc = ARITH_ORR;
438 0f11f25a Aurelien Jarno
            rn = rd;
439 0f11f25a Aurelien Jarno
        } while (arg);
440 0f11f25a Aurelien Jarno
    }
441 811d4cf4 balrog
}
442 811d4cf4 balrog
443 811d4cf4 balrog
static inline void tcg_out_mul32(TCGContext *s,
444 811d4cf4 balrog
                int cond, int rd, int rs, int rm)
445 811d4cf4 balrog
{
446 811d4cf4 balrog
    if (rd != rm)
447 811d4cf4 balrog
        tcg_out32(s, (cond << 28) | (rd << 16) | (0 << 12) |
448 811d4cf4 balrog
                        (rs << 8) | 0x90 | rm);
449 811d4cf4 balrog
    else if (rd != rs)
450 811d4cf4 balrog
        tcg_out32(s, (cond << 28) | (rd << 16) | (0 << 12) |
451 811d4cf4 balrog
                        (rm << 8) | 0x90 | rs);
452 811d4cf4 balrog
    else {
453 811d4cf4 balrog
        tcg_out32(s, (cond << 28) | ( 8 << 16) | (0 << 12) |
454 811d4cf4 balrog
                        (rs << 8) | 0x90 | rm);
455 811d4cf4 balrog
        tcg_out_dat_reg(s, cond, ARITH_MOV,
456 c8d80cef Aurelien Jarno
                        rd, 0, TCG_REG_R8, SHIFT_IMM_LSL(0));
457 811d4cf4 balrog
    }
458 811d4cf4 balrog
}
459 811d4cf4 balrog
460 811d4cf4 balrog
static inline void tcg_out_umull32(TCGContext *s,
461 811d4cf4 balrog
                int cond, int rd0, int rd1, int rs, int rm)
462 811d4cf4 balrog
{
463 811d4cf4 balrog
    if (rd0 != rm && rd1 != rm)
464 811d4cf4 balrog
        tcg_out32(s, (cond << 28) | 0x800090 |
465 811d4cf4 balrog
                        (rd1 << 16) | (rd0 << 12) | (rs << 8) | rm);
466 811d4cf4 balrog
    else if (rd0 != rs && rd1 != rs)
467 811d4cf4 balrog
        tcg_out32(s, (cond << 28) | 0x800090 |
468 811d4cf4 balrog
                        (rd1 << 16) | (rd0 << 12) | (rm << 8) | rs);
469 811d4cf4 balrog
    else {
470 811d4cf4 balrog
        tcg_out_dat_reg(s, cond, ARITH_MOV,
471 811d4cf4 balrog
                        TCG_REG_R8, 0, rm, SHIFT_IMM_LSL(0));
472 811d4cf4 balrog
        tcg_out32(s, (cond << 28) | 0x800098 |
473 811d4cf4 balrog
                        (rd1 << 16) | (rd0 << 12) | (rs << 8));
474 811d4cf4 balrog
    }
475 811d4cf4 balrog
}
476 811d4cf4 balrog
477 811d4cf4 balrog
static inline void tcg_out_smull32(TCGContext *s,
478 811d4cf4 balrog
                int cond, int rd0, int rd1, int rs, int rm)
479 811d4cf4 balrog
{
480 811d4cf4 balrog
    if (rd0 != rm && rd1 != rm)
481 811d4cf4 balrog
        tcg_out32(s, (cond << 28) | 0xc00090 |
482 811d4cf4 balrog
                        (rd1 << 16) | (rd0 << 12) | (rs << 8) | rm);
483 811d4cf4 balrog
    else if (rd0 != rs && rd1 != rs)
484 811d4cf4 balrog
        tcg_out32(s, (cond << 28) | 0xc00090 |
485 811d4cf4 balrog
                        (rd1 << 16) | (rd0 << 12) | (rm << 8) | rs);
486 811d4cf4 balrog
    else {
487 811d4cf4 balrog
        tcg_out_dat_reg(s, cond, ARITH_MOV,
488 811d4cf4 balrog
                        TCG_REG_R8, 0, rm, SHIFT_IMM_LSL(0));
489 811d4cf4 balrog
        tcg_out32(s, (cond << 28) | 0xc00098 |
490 811d4cf4 balrog
                        (rd1 << 16) | (rd0 << 12) | (rs << 8));
491 811d4cf4 balrog
    }
492 811d4cf4 balrog
}
493 811d4cf4 balrog
494 9517094f Aurelien Jarno
static inline void tcg_out_ext8s(TCGContext *s, int cond,
495 9517094f Aurelien Jarno
                                 int rd, int rn)
496 9517094f Aurelien Jarno
{
497 9517094f Aurelien Jarno
    if (use_armv6_instructions) {
498 9517094f Aurelien Jarno
        /* sxtb */
499 9517094f Aurelien Jarno
        tcg_out32(s, 0x06af0070 | (cond << 28) | (rd << 12) | rn);
500 9517094f Aurelien Jarno
    } else {
501 e23886a9 Aurelien Jarno
        tcg_out_dat_reg(s, cond, ARITH_MOV,
502 9517094f Aurelien Jarno
                        rd, 0, rn, SHIFT_IMM_LSL(24));
503 e23886a9 Aurelien Jarno
        tcg_out_dat_reg(s, cond, ARITH_MOV,
504 9517094f Aurelien Jarno
                        rd, 0, rd, SHIFT_IMM_ASR(24));
505 9517094f Aurelien Jarno
    }
506 9517094f Aurelien Jarno
}
507 9517094f Aurelien Jarno
508 e854b6d3 Aurelien Jarno
static inline void tcg_out_ext8u(TCGContext *s, int cond,
509 e854b6d3 Aurelien Jarno
                                 int rd, int rn)
510 e854b6d3 Aurelien Jarno
{
511 e854b6d3 Aurelien Jarno
    tcg_out_dat_imm(s, cond, ARITH_AND, rd, rn, 0xff);
512 e854b6d3 Aurelien Jarno
}
513 e854b6d3 Aurelien Jarno
514 9517094f Aurelien Jarno
static inline void tcg_out_ext16s(TCGContext *s, int cond,
515 9517094f Aurelien Jarno
                                  int rd, int rn)
516 9517094f Aurelien Jarno
{
517 9517094f Aurelien Jarno
    if (use_armv6_instructions) {
518 9517094f Aurelien Jarno
        /* sxth */
519 9517094f Aurelien Jarno
        tcg_out32(s, 0x06bf0070 | (cond << 28) | (rd << 12) | rn);
520 9517094f Aurelien Jarno
    } else {
521 e23886a9 Aurelien Jarno
        tcg_out_dat_reg(s, cond, ARITH_MOV,
522 9517094f Aurelien Jarno
                        rd, 0, rn, SHIFT_IMM_LSL(16));
523 e23886a9 Aurelien Jarno
        tcg_out_dat_reg(s, cond, ARITH_MOV,
524 9517094f Aurelien Jarno
                        rd, 0, rd, SHIFT_IMM_ASR(16));
525 9517094f Aurelien Jarno
    }
526 9517094f Aurelien Jarno
}
527 9517094f Aurelien Jarno
528 9517094f Aurelien Jarno
static inline void tcg_out_ext16u(TCGContext *s, int cond,
529 9517094f Aurelien Jarno
                                  int rd, int rn)
530 9517094f Aurelien Jarno
{
531 9517094f Aurelien Jarno
    if (use_armv6_instructions) {
532 9517094f Aurelien Jarno
        /* uxth */
533 9517094f Aurelien Jarno
        tcg_out32(s, 0x06ff0070 | (cond << 28) | (rd << 12) | rn);
534 9517094f Aurelien Jarno
    } else {
535 e23886a9 Aurelien Jarno
        tcg_out_dat_reg(s, cond, ARITH_MOV,
536 9517094f Aurelien Jarno
                        rd, 0, rn, SHIFT_IMM_LSL(16));
537 e23886a9 Aurelien Jarno
        tcg_out_dat_reg(s, cond, ARITH_MOV,
538 9517094f Aurelien Jarno
                        rd, 0, rd, SHIFT_IMM_LSR(16));
539 9517094f Aurelien Jarno
    }
540 9517094f Aurelien Jarno
}
541 9517094f Aurelien Jarno
542 67dcab73 Aurelien Jarno
static inline void tcg_out_bswap16s(TCGContext *s, int cond, int rd, int rn)
543 67dcab73 Aurelien Jarno
{
544 67dcab73 Aurelien Jarno
    if (use_armv6_instructions) {
545 67dcab73 Aurelien Jarno
        /* revsh */
546 67dcab73 Aurelien Jarno
        tcg_out32(s, 0x06ff0fb0 | (cond << 28) | (rd << 12) | rn);
547 67dcab73 Aurelien Jarno
    } else {
548 67dcab73 Aurelien Jarno
        tcg_out_dat_reg(s, cond, ARITH_MOV,
549 67dcab73 Aurelien Jarno
                        TCG_REG_R8, 0, rn, SHIFT_IMM_LSL(24));
550 67dcab73 Aurelien Jarno
        tcg_out_dat_reg(s, cond, ARITH_MOV,
551 67dcab73 Aurelien Jarno
                        TCG_REG_R8, 0, TCG_REG_R8, SHIFT_IMM_ASR(16));
552 67dcab73 Aurelien Jarno
        tcg_out_dat_reg(s, cond, ARITH_ORR,
553 67dcab73 Aurelien Jarno
                        rd, TCG_REG_R8, rn, SHIFT_IMM_LSR(8));
554 67dcab73 Aurelien Jarno
    }
555 67dcab73 Aurelien Jarno
}
556 67dcab73 Aurelien Jarno
557 244b1e81 Aurelien Jarno
static inline void tcg_out_bswap16(TCGContext *s, int cond, int rd, int rn)
558 244b1e81 Aurelien Jarno
{
559 244b1e81 Aurelien Jarno
    if (use_armv6_instructions) {
560 244b1e81 Aurelien Jarno
        /* rev16 */
561 244b1e81 Aurelien Jarno
        tcg_out32(s, 0x06bf0fb0 | (cond << 28) | (rd << 12) | rn);
562 244b1e81 Aurelien Jarno
    } else {
563 244b1e81 Aurelien Jarno
        tcg_out_dat_reg(s, cond, ARITH_MOV,
564 244b1e81 Aurelien Jarno
                        TCG_REG_R8, 0, rn, SHIFT_IMM_LSL(24));
565 244b1e81 Aurelien Jarno
        tcg_out_dat_reg(s, cond, ARITH_MOV,
566 244b1e81 Aurelien Jarno
                        TCG_REG_R8, 0, TCG_REG_R8, SHIFT_IMM_LSR(16));
567 244b1e81 Aurelien Jarno
        tcg_out_dat_reg(s, cond, ARITH_ORR,
568 244b1e81 Aurelien Jarno
                        rd, TCG_REG_R8, rn, SHIFT_IMM_LSR(8));
569 244b1e81 Aurelien Jarno
    }
570 244b1e81 Aurelien Jarno
}
571 244b1e81 Aurelien Jarno
572 244b1e81 Aurelien Jarno
static inline void tcg_out_bswap32(TCGContext *s, int cond, int rd, int rn)
573 244b1e81 Aurelien Jarno
{
574 244b1e81 Aurelien Jarno
    if (use_armv6_instructions) {
575 244b1e81 Aurelien Jarno
        /* rev */
576 244b1e81 Aurelien Jarno
        tcg_out32(s, 0x06bf0f30 | (cond << 28) | (rd << 12) | rn);
577 244b1e81 Aurelien Jarno
    } else {
578 244b1e81 Aurelien Jarno
        tcg_out_dat_reg(s, cond, ARITH_EOR,
579 244b1e81 Aurelien Jarno
                        TCG_REG_R8, rn, rn, SHIFT_IMM_ROR(16));
580 244b1e81 Aurelien Jarno
        tcg_out_dat_imm(s, cond, ARITH_BIC,
581 244b1e81 Aurelien Jarno
                        TCG_REG_R8, TCG_REG_R8, 0xff | 0x800);
582 244b1e81 Aurelien Jarno
        tcg_out_dat_reg(s, cond, ARITH_MOV,
583 244b1e81 Aurelien Jarno
                        rd, 0, rn, SHIFT_IMM_ROR(8));
584 244b1e81 Aurelien Jarno
        tcg_out_dat_reg(s, cond, ARITH_EOR,
585 244b1e81 Aurelien Jarno
                        rd, rd, TCG_REG_R8, SHIFT_IMM_LSR(8));
586 244b1e81 Aurelien Jarno
    }
587 244b1e81 Aurelien Jarno
}
588 244b1e81 Aurelien Jarno
589 811d4cf4 balrog
static inline void tcg_out_ld32_12(TCGContext *s, int cond,
590 811d4cf4 balrog
                int rd, int rn, tcg_target_long im)
591 811d4cf4 balrog
{
592 811d4cf4 balrog
    if (im >= 0)
593 811d4cf4 balrog
        tcg_out32(s, (cond << 28) | 0x05900000 |
594 811d4cf4 balrog
                        (rn << 16) | (rd << 12) | (im & 0xfff));
595 811d4cf4 balrog
    else
596 811d4cf4 balrog
        tcg_out32(s, (cond << 28) | 0x05100000 |
597 811d4cf4 balrog
                        (rn << 16) | (rd << 12) | ((-im) & 0xfff));
598 811d4cf4 balrog
}
599 811d4cf4 balrog
600 811d4cf4 balrog
static inline void tcg_out_st32_12(TCGContext *s, int cond,
601 811d4cf4 balrog
                int rd, int rn, tcg_target_long im)
602 811d4cf4 balrog
{
603 811d4cf4 balrog
    if (im >= 0)
604 811d4cf4 balrog
        tcg_out32(s, (cond << 28) | 0x05800000 |
605 811d4cf4 balrog
                        (rn << 16) | (rd << 12) | (im & 0xfff));
606 811d4cf4 balrog
    else
607 811d4cf4 balrog
        tcg_out32(s, (cond << 28) | 0x05000000 |
608 811d4cf4 balrog
                        (rn << 16) | (rd << 12) | ((-im) & 0xfff));
609 811d4cf4 balrog
}
610 811d4cf4 balrog
611 811d4cf4 balrog
static inline void tcg_out_ld32_r(TCGContext *s, int cond,
612 811d4cf4 balrog
                int rd, int rn, int rm)
613 811d4cf4 balrog
{
614 811d4cf4 balrog
    tcg_out32(s, (cond << 28) | 0x07900000 |
615 811d4cf4 balrog
                    (rn << 16) | (rd << 12) | rm);
616 811d4cf4 balrog
}
617 811d4cf4 balrog
618 811d4cf4 balrog
static inline void tcg_out_st32_r(TCGContext *s, int cond,
619 811d4cf4 balrog
                int rd, int rn, int rm)
620 811d4cf4 balrog
{
621 811d4cf4 balrog
    tcg_out32(s, (cond << 28) | 0x07800000 |
622 811d4cf4 balrog
                    (rn << 16) | (rd << 12) | rm);
623 811d4cf4 balrog
}
624 811d4cf4 balrog
625 3979144c pbrook
/* Register pre-increment with base writeback.  */
626 3979144c pbrook
static inline void tcg_out_ld32_rwb(TCGContext *s, int cond,
627 3979144c pbrook
                int rd, int rn, int rm)
628 3979144c pbrook
{
629 3979144c pbrook
    tcg_out32(s, (cond << 28) | 0x07b00000 |
630 3979144c pbrook
                    (rn << 16) | (rd << 12) | rm);
631 3979144c pbrook
}
632 3979144c pbrook
633 3979144c pbrook
static inline void tcg_out_st32_rwb(TCGContext *s, int cond,
634 3979144c pbrook
                int rd, int rn, int rm)
635 3979144c pbrook
{
636 3979144c pbrook
    tcg_out32(s, (cond << 28) | 0x07a00000 |
637 3979144c pbrook
                    (rn << 16) | (rd << 12) | rm);
638 3979144c pbrook
}
639 3979144c pbrook
640 811d4cf4 balrog
static inline void tcg_out_ld16u_8(TCGContext *s, int cond,
641 811d4cf4 balrog
                int rd, int rn, tcg_target_long im)
642 811d4cf4 balrog
{
643 811d4cf4 balrog
    if (im >= 0)
644 811d4cf4 balrog
        tcg_out32(s, (cond << 28) | 0x01d000b0 |
645 811d4cf4 balrog
                        (rn << 16) | (rd << 12) |
646 811d4cf4 balrog
                        ((im & 0xf0) << 4) | (im & 0xf));
647 811d4cf4 balrog
    else
648 811d4cf4 balrog
        tcg_out32(s, (cond << 28) | 0x015000b0 |
649 811d4cf4 balrog
                        (rn << 16) | (rd << 12) |
650 811d4cf4 balrog
                        (((-im) & 0xf0) << 4) | ((-im) & 0xf));
651 811d4cf4 balrog
}
652 811d4cf4 balrog
653 f694a27e Aurelien Jarno
static inline void tcg_out_st16_8(TCGContext *s, int cond,
654 811d4cf4 balrog
                int rd, int rn, tcg_target_long im)
655 811d4cf4 balrog
{
656 811d4cf4 balrog
    if (im >= 0)
657 811d4cf4 balrog
        tcg_out32(s, (cond << 28) | 0x01c000b0 |
658 811d4cf4 balrog
                        (rn << 16) | (rd << 12) |
659 811d4cf4 balrog
                        ((im & 0xf0) << 4) | (im & 0xf));
660 811d4cf4 balrog
    else
661 811d4cf4 balrog
        tcg_out32(s, (cond << 28) | 0x014000b0 |
662 811d4cf4 balrog
                        (rn << 16) | (rd << 12) |
663 811d4cf4 balrog
                        (((-im) & 0xf0) << 4) | ((-im) & 0xf));
664 811d4cf4 balrog
}
665 811d4cf4 balrog
666 811d4cf4 balrog
static inline void tcg_out_ld16u_r(TCGContext *s, int cond,
667 811d4cf4 balrog
                int rd, int rn, int rm)
668 811d4cf4 balrog
{
669 811d4cf4 balrog
    tcg_out32(s, (cond << 28) | 0x019000b0 |
670 811d4cf4 balrog
                    (rn << 16) | (rd << 12) | rm);
671 811d4cf4 balrog
}
672 811d4cf4 balrog
673 f694a27e Aurelien Jarno
static inline void tcg_out_st16_r(TCGContext *s, int cond,
674 811d4cf4 balrog
                int rd, int rn, int rm)
675 811d4cf4 balrog
{
676 811d4cf4 balrog
    tcg_out32(s, (cond << 28) | 0x018000b0 |
677 811d4cf4 balrog
                    (rn << 16) | (rd << 12) | rm);
678 811d4cf4 balrog
}
679 811d4cf4 balrog
680 811d4cf4 balrog
static inline void tcg_out_ld16s_8(TCGContext *s, int cond,
681 811d4cf4 balrog
                int rd, int rn, tcg_target_long im)
682 811d4cf4 balrog
{
683 811d4cf4 balrog
    if (im >= 0)
684 811d4cf4 balrog
        tcg_out32(s, (cond << 28) | 0x01d000f0 |
685 811d4cf4 balrog
                        (rn << 16) | (rd << 12) |
686 811d4cf4 balrog
                        ((im & 0xf0) << 4) | (im & 0xf));
687 811d4cf4 balrog
    else
688 811d4cf4 balrog
        tcg_out32(s, (cond << 28) | 0x015000f0 |
689 811d4cf4 balrog
                        (rn << 16) | (rd << 12) |
690 811d4cf4 balrog
                        (((-im) & 0xf0) << 4) | ((-im) & 0xf));
691 811d4cf4 balrog
}
692 811d4cf4 balrog
693 811d4cf4 balrog
static inline void tcg_out_ld16s_r(TCGContext *s, int cond,
694 811d4cf4 balrog
                int rd, int rn, int rm)
695 811d4cf4 balrog
{
696 811d4cf4 balrog
    tcg_out32(s, (cond << 28) | 0x019000f0 |
697 811d4cf4 balrog
                    (rn << 16) | (rd << 12) | rm);
698 811d4cf4 balrog
}
699 811d4cf4 balrog
700 811d4cf4 balrog
static inline void tcg_out_ld8_12(TCGContext *s, int cond,
701 811d4cf4 balrog
                int rd, int rn, tcg_target_long im)
702 811d4cf4 balrog
{
703 811d4cf4 balrog
    if (im >= 0)
704 811d4cf4 balrog
        tcg_out32(s, (cond << 28) | 0x05d00000 |
705 811d4cf4 balrog
                        (rn << 16) | (rd << 12) | (im & 0xfff));
706 811d4cf4 balrog
    else
707 811d4cf4 balrog
        tcg_out32(s, (cond << 28) | 0x05500000 |
708 811d4cf4 balrog
                        (rn << 16) | (rd << 12) | ((-im) & 0xfff));
709 811d4cf4 balrog
}
710 811d4cf4 balrog
711 811d4cf4 balrog
static inline void tcg_out_st8_12(TCGContext *s, int cond,
712 811d4cf4 balrog
                int rd, int rn, tcg_target_long im)
713 811d4cf4 balrog
{
714 811d4cf4 balrog
    if (im >= 0)
715 811d4cf4 balrog
        tcg_out32(s, (cond << 28) | 0x05c00000 |
716 811d4cf4 balrog
                        (rn << 16) | (rd << 12) | (im & 0xfff));
717 811d4cf4 balrog
    else
718 811d4cf4 balrog
        tcg_out32(s, (cond << 28) | 0x05400000 |
719 811d4cf4 balrog
                        (rn << 16) | (rd << 12) | ((-im) & 0xfff));
720 811d4cf4 balrog
}
721 811d4cf4 balrog
722 811d4cf4 balrog
static inline void tcg_out_ld8_r(TCGContext *s, int cond,
723 811d4cf4 balrog
                int rd, int rn, int rm)
724 811d4cf4 balrog
{
725 811d4cf4 balrog
    tcg_out32(s, (cond << 28) | 0x07d00000 |
726 811d4cf4 balrog
                    (rn << 16) | (rd << 12) | rm);
727 811d4cf4 balrog
}
728 811d4cf4 balrog
729 811d4cf4 balrog
static inline void tcg_out_st8_r(TCGContext *s, int cond,
730 811d4cf4 balrog
                int rd, int rn, int rm)
731 811d4cf4 balrog
{
732 811d4cf4 balrog
    tcg_out32(s, (cond << 28) | 0x07c00000 |
733 811d4cf4 balrog
                    (rn << 16) | (rd << 12) | rm);
734 811d4cf4 balrog
}
735 811d4cf4 balrog
736 811d4cf4 balrog
static inline void tcg_out_ld8s_8(TCGContext *s, int cond,
737 811d4cf4 balrog
                int rd, int rn, tcg_target_long im)
738 811d4cf4 balrog
{
739 811d4cf4 balrog
    if (im >= 0)
740 811d4cf4 balrog
        tcg_out32(s, (cond << 28) | 0x01d000d0 |
741 811d4cf4 balrog
                        (rn << 16) | (rd << 12) |
742 811d4cf4 balrog
                        ((im & 0xf0) << 4) | (im & 0xf));
743 811d4cf4 balrog
    else
744 811d4cf4 balrog
        tcg_out32(s, (cond << 28) | 0x015000d0 |
745 811d4cf4 balrog
                        (rn << 16) | (rd << 12) |
746 811d4cf4 balrog
                        (((-im) & 0xf0) << 4) | ((-im) & 0xf));
747 811d4cf4 balrog
}
748 811d4cf4 balrog
749 811d4cf4 balrog
static inline void tcg_out_ld8s_r(TCGContext *s, int cond,
750 811d4cf4 balrog
                int rd, int rn, int rm)
751 811d4cf4 balrog
{
752 204c1674 balrog
    tcg_out32(s, (cond << 28) | 0x019000d0 |
753 811d4cf4 balrog
                    (rn << 16) | (rd << 12) | rm);
754 811d4cf4 balrog
}
755 811d4cf4 balrog
756 811d4cf4 balrog
static inline void tcg_out_ld32u(TCGContext *s, int cond,
757 811d4cf4 balrog
                int rd, int rn, int32_t offset)
758 811d4cf4 balrog
{
759 811d4cf4 balrog
    if (offset > 0xfff || offset < -0xfff) {
760 811d4cf4 balrog
        tcg_out_movi32(s, cond, TCG_REG_R8, offset);
761 811d4cf4 balrog
        tcg_out_ld32_r(s, cond, rd, rn, TCG_REG_R8);
762 811d4cf4 balrog
    } else
763 811d4cf4 balrog
        tcg_out_ld32_12(s, cond, rd, rn, offset);
764 811d4cf4 balrog
}
765 811d4cf4 balrog
766 811d4cf4 balrog
static inline void tcg_out_st32(TCGContext *s, int cond,
767 811d4cf4 balrog
                int rd, int rn, int32_t offset)
768 811d4cf4 balrog
{
769 811d4cf4 balrog
    if (offset > 0xfff || offset < -0xfff) {
770 811d4cf4 balrog
        tcg_out_movi32(s, cond, TCG_REG_R8, offset);
771 811d4cf4 balrog
        tcg_out_st32_r(s, cond, rd, rn, TCG_REG_R8);
772 811d4cf4 balrog
    } else
773 811d4cf4 balrog
        tcg_out_st32_12(s, cond, rd, rn, offset);
774 811d4cf4 balrog
}
775 811d4cf4 balrog
776 811d4cf4 balrog
static inline void tcg_out_ld16u(TCGContext *s, int cond,
777 811d4cf4 balrog
                int rd, int rn, int32_t offset)
778 811d4cf4 balrog
{
779 811d4cf4 balrog
    if (offset > 0xff || offset < -0xff) {
780 811d4cf4 balrog
        tcg_out_movi32(s, cond, TCG_REG_R8, offset);
781 811d4cf4 balrog
        tcg_out_ld16u_r(s, cond, rd, rn, TCG_REG_R8);
782 811d4cf4 balrog
    } else
783 811d4cf4 balrog
        tcg_out_ld16u_8(s, cond, rd, rn, offset);
784 811d4cf4 balrog
}
785 811d4cf4 balrog
786 811d4cf4 balrog
static inline void tcg_out_ld16s(TCGContext *s, int cond,
787 811d4cf4 balrog
                int rd, int rn, int32_t offset)
788 811d4cf4 balrog
{
789 811d4cf4 balrog
    if (offset > 0xff || offset < -0xff) {
790 811d4cf4 balrog
        tcg_out_movi32(s, cond, TCG_REG_R8, offset);
791 811d4cf4 balrog
        tcg_out_ld16s_r(s, cond, rd, rn, TCG_REG_R8);
792 811d4cf4 balrog
    } else
793 811d4cf4 balrog
        tcg_out_ld16s_8(s, cond, rd, rn, offset);
794 811d4cf4 balrog
}
795 811d4cf4 balrog
796 f694a27e Aurelien Jarno
static inline void tcg_out_st16(TCGContext *s, int cond,
797 811d4cf4 balrog
                int rd, int rn, int32_t offset)
798 811d4cf4 balrog
{
799 811d4cf4 balrog
    if (offset > 0xff || offset < -0xff) {
800 811d4cf4 balrog
        tcg_out_movi32(s, cond, TCG_REG_R8, offset);
801 f694a27e Aurelien Jarno
        tcg_out_st16_r(s, cond, rd, rn, TCG_REG_R8);
802 811d4cf4 balrog
    } else
803 f694a27e Aurelien Jarno
        tcg_out_st16_8(s, cond, rd, rn, offset);
804 811d4cf4 balrog
}
805 811d4cf4 balrog
806 811d4cf4 balrog
static inline void tcg_out_ld8u(TCGContext *s, int cond,
807 811d4cf4 balrog
                int rd, int rn, int32_t offset)
808 811d4cf4 balrog
{
809 811d4cf4 balrog
    if (offset > 0xfff || offset < -0xfff) {
810 811d4cf4 balrog
        tcg_out_movi32(s, cond, TCG_REG_R8, offset);
811 811d4cf4 balrog
        tcg_out_ld8_r(s, cond, rd, rn, TCG_REG_R8);
812 811d4cf4 balrog
    } else
813 811d4cf4 balrog
        tcg_out_ld8_12(s, cond, rd, rn, offset);
814 811d4cf4 balrog
}
815 811d4cf4 balrog
816 811d4cf4 balrog
static inline void tcg_out_ld8s(TCGContext *s, int cond,
817 811d4cf4 balrog
                int rd, int rn, int32_t offset)
818 811d4cf4 balrog
{
819 811d4cf4 balrog
    if (offset > 0xff || offset < -0xff) {
820 811d4cf4 balrog
        tcg_out_movi32(s, cond, TCG_REG_R8, offset);
821 811d4cf4 balrog
        tcg_out_ld8s_r(s, cond, rd, rn, TCG_REG_R8);
822 811d4cf4 balrog
    } else
823 811d4cf4 balrog
        tcg_out_ld8s_8(s, cond, rd, rn, offset);
824 811d4cf4 balrog
}
825 811d4cf4 balrog
826 f694a27e Aurelien Jarno
static inline void tcg_out_st8(TCGContext *s, int cond,
827 811d4cf4 balrog
                int rd, int rn, int32_t offset)
828 811d4cf4 balrog
{
829 811d4cf4 balrog
    if (offset > 0xfff || offset < -0xfff) {
830 811d4cf4 balrog
        tcg_out_movi32(s, cond, TCG_REG_R8, offset);
831 811d4cf4 balrog
        tcg_out_st8_r(s, cond, rd, rn, TCG_REG_R8);
832 811d4cf4 balrog
    } else
833 811d4cf4 balrog
        tcg_out_st8_12(s, cond, rd, rn, offset);
834 811d4cf4 balrog
}
835 811d4cf4 balrog
836 811d4cf4 balrog
static inline void tcg_out_goto(TCGContext *s, int cond, uint32_t addr)
837 811d4cf4 balrog
{
838 811d4cf4 balrog
    int32_t val;
839 811d4cf4 balrog
840 811d4cf4 balrog
    val = addr - (tcg_target_long) s->code_ptr;
841 811d4cf4 balrog
    if (val - 8 < 0x01fffffd && val - 8 > -0x01fffffd)
842 811d4cf4 balrog
        tcg_out_b(s, cond, val);
843 811d4cf4 balrog
    else {
844 811d4cf4 balrog
#if 1
845 811d4cf4 balrog
        tcg_abort();
846 811d4cf4 balrog
#else
847 811d4cf4 balrog
        if (cond == COND_AL) {
848 c8d80cef Aurelien Jarno
            tcg_out_ld32_12(s, COND_AL, TCG_REG_PC, TCG_REG_PC, -4);
849 811d4cf4 balrog
            tcg_out32(s, addr); /* XXX: This is l->u.value, can we use it? */
850 811d4cf4 balrog
        } else {
851 811d4cf4 balrog
            tcg_out_movi32(s, cond, TCG_REG_R8, val - 8);
852 811d4cf4 balrog
            tcg_out_dat_reg(s, cond, ARITH_ADD,
853 c8d80cef Aurelien Jarno
                            TCG_REG_PC, TCG_REG_PC,
854 c8d80cef Aurelien Jarno
                            TCG_REG_R8, SHIFT_IMM_LSL(0));
855 811d4cf4 balrog
        }
856 811d4cf4 balrog
#endif
857 811d4cf4 balrog
    }
858 811d4cf4 balrog
}
859 811d4cf4 balrog
860 811d4cf4 balrog
static inline void tcg_out_call(TCGContext *s, int cond, uint32_t addr)
861 811d4cf4 balrog
{
862 811d4cf4 balrog
    int32_t val;
863 811d4cf4 balrog
864 811d4cf4 balrog
    val = addr - (tcg_target_long) s->code_ptr;
865 811d4cf4 balrog
    if (val < 0x01fffffd && val > -0x01fffffd)
866 811d4cf4 balrog
        tcg_out_bl(s, cond, val);
867 811d4cf4 balrog
    else {
868 811d4cf4 balrog
#if 1
869 811d4cf4 balrog
        tcg_abort();
870 811d4cf4 balrog
#else
871 811d4cf4 balrog
        if (cond == COND_AL) {
872 c8d80cef Aurelien Jarno
            tcg_out_dat_imm(s, cond, ARITH_ADD, TCG_REG_R14, TCG_REG_PC, 4);
873 c8d80cef Aurelien Jarno
            tcg_out_ld32_12(s, COND_AL, TCG_REG_PC, TCG_REG_PC, -4);
874 811d4cf4 balrog
            tcg_out32(s, addr); /* XXX: This is l->u.value, can we use it? */
875 811d4cf4 balrog
        } else {
876 811d4cf4 balrog
            tcg_out_movi32(s, cond, TCG_REG_R9, addr);
877 c8d80cef Aurelien Jarno
            tcg_out_dat_reg(s, cond, ARITH_MOV, TCG_REG_R14, 0,
878 c8d80cef Aurelien Jarno
                            TCG_REG_PC, SHIFT_IMM_LSL(0));
879 811d4cf4 balrog
            tcg_out_bx(s, cond, TCG_REG_R9);
880 811d4cf4 balrog
        }
881 811d4cf4 balrog
#endif
882 811d4cf4 balrog
    }
883 811d4cf4 balrog
}
884 811d4cf4 balrog
885 811d4cf4 balrog
static inline void tcg_out_callr(TCGContext *s, int cond, int arg)
886 811d4cf4 balrog
{
887 23401b58 Aurelien Jarno
    if (use_armv5_instructions) {
888 23401b58 Aurelien Jarno
        tcg_out_blx(s, cond, arg);
889 23401b58 Aurelien Jarno
    } else {
890 23401b58 Aurelien Jarno
        tcg_out_dat_reg(s, cond, ARITH_MOV, TCG_REG_R14, 0,
891 23401b58 Aurelien Jarno
                        TCG_REG_PC, SHIFT_IMM_LSL(0));
892 23401b58 Aurelien Jarno
        tcg_out_bx(s, cond, arg);
893 23401b58 Aurelien Jarno
    }
894 811d4cf4 balrog
}
895 811d4cf4 balrog
896 811d4cf4 balrog
static inline void tcg_out_goto_label(TCGContext *s, int cond, int label_index)
897 811d4cf4 balrog
{
898 811d4cf4 balrog
    TCGLabel *l = &s->labels[label_index];
899 811d4cf4 balrog
900 811d4cf4 balrog
    if (l->has_value)
901 811d4cf4 balrog
        tcg_out_goto(s, cond, l->u.value);
902 811d4cf4 balrog
    else if (cond == COND_AL) {
903 c8d80cef Aurelien Jarno
        tcg_out_ld32_12(s, COND_AL, TCG_REG_PC, TCG_REG_PC, -4);
904 811d4cf4 balrog
        tcg_out_reloc(s, s->code_ptr, R_ARM_ABS32, label_index, 31337);
905 811d4cf4 balrog
        s->code_ptr += 4;
906 811d4cf4 balrog
    } else {
907 811d4cf4 balrog
        /* Probably this should be preferred even for COND_AL... */
908 811d4cf4 balrog
        tcg_out_reloc(s, s->code_ptr, R_ARM_PC24, label_index, 31337);
909 e936243a balrog
        tcg_out_b_noaddr(s, cond);
910 811d4cf4 balrog
    }
911 811d4cf4 balrog
}
912 811d4cf4 balrog
913 811d4cf4 balrog
#ifdef CONFIG_SOFTMMU
914 79383c9c blueswir1
915 79383c9c blueswir1
#include "../../softmmu_defs.h"
916 811d4cf4 balrog
917 811d4cf4 balrog
static void *qemu_ld_helpers[4] = {
918 811d4cf4 balrog
    __ldb_mmu,
919 811d4cf4 balrog
    __ldw_mmu,
920 811d4cf4 balrog
    __ldl_mmu,
921 811d4cf4 balrog
    __ldq_mmu,
922 811d4cf4 balrog
};
923 811d4cf4 balrog
924 811d4cf4 balrog
static void *qemu_st_helpers[4] = {
925 811d4cf4 balrog
    __stb_mmu,
926 811d4cf4 balrog
    __stw_mmu,
927 811d4cf4 balrog
    __stl_mmu,
928 811d4cf4 balrog
    __stq_mmu,
929 811d4cf4 balrog
};
930 811d4cf4 balrog
#endif
931 811d4cf4 balrog
932 3979144c pbrook
#define TLB_SHIFT        (CPU_TLB_ENTRY_BITS + CPU_TLB_BITS)
933 3979144c pbrook
934 7e0d9562 Aurelien Jarno
static inline void tcg_out_qemu_ld(TCGContext *s, const TCGArg *args, int opc)
935 811d4cf4 balrog
{
936 67dcab73 Aurelien Jarno
    int addr_reg, data_reg, data_reg2, bswap;
937 811d4cf4 balrog
#ifdef CONFIG_SOFTMMU
938 811d4cf4 balrog
    int mem_index, s_bits;
939 811d4cf4 balrog
# if TARGET_LONG_BITS == 64
940 811d4cf4 balrog
    int addr_reg2;
941 811d4cf4 balrog
# endif
942 811d4cf4 balrog
    uint32_t *label_ptr;
943 811d4cf4 balrog
#endif
944 811d4cf4 balrog
945 67dcab73 Aurelien Jarno
#ifdef TARGET_WORDS_BIGENDIAN
946 67dcab73 Aurelien Jarno
    bswap = 1;
947 67dcab73 Aurelien Jarno
#else
948 67dcab73 Aurelien Jarno
    bswap = 0;
949 67dcab73 Aurelien Jarno
#endif
950 811d4cf4 balrog
    data_reg = *args++;
951 811d4cf4 balrog
    if (opc == 3)
952 811d4cf4 balrog
        data_reg2 = *args++;
953 811d4cf4 balrog
    else
954 d89c682f Stefan Weil
        data_reg2 = 0; /* suppress warning */
955 811d4cf4 balrog
    addr_reg = *args++;
956 811d4cf4 balrog
#ifdef CONFIG_SOFTMMU
957 aef3a282 balrog
# if TARGET_LONG_BITS == 64
958 aef3a282 balrog
    addr_reg2 = *args++;
959 aef3a282 balrog
# endif
960 811d4cf4 balrog
    mem_index = *args;
961 811d4cf4 balrog
    s_bits = opc & 3;
962 811d4cf4 balrog
963 91a3c1b0 balrog
    /* Should generate something like the following:
964 3979144c pbrook
     *  shr r8, addr_reg, #TARGET_PAGE_BITS
965 91a3c1b0 balrog
     *  and r0, r8, #(CPU_TLB_SIZE - 1)   @ Assumption: CPU_TLB_BITS <= 8
966 3979144c pbrook
     *  add r0, env, r0 lsl #CPU_TLB_ENTRY_BITS
967 91a3c1b0 balrog
     */
968 91a3c1b0 balrog
#  if CPU_TLB_BITS > 8
969 91a3c1b0 balrog
#   error
970 91a3c1b0 balrog
#  endif
971 c8d80cef Aurelien Jarno
    tcg_out_dat_reg(s, COND_AL, ARITH_MOV, TCG_REG_R8,
972 c8d80cef Aurelien Jarno
                    0, addr_reg, SHIFT_IMM_LSR(TARGET_PAGE_BITS));
973 811d4cf4 balrog
    tcg_out_dat_imm(s, COND_AL, ARITH_AND,
974 c8d80cef Aurelien Jarno
                    TCG_REG_R0, TCG_REG_R8, CPU_TLB_SIZE - 1);
975 c8d80cef Aurelien Jarno
    tcg_out_dat_reg(s, COND_AL, ARITH_ADD, TCG_REG_R0, TCG_AREG0,
976 c8d80cef Aurelien Jarno
                    TCG_REG_R0, SHIFT_IMM_LSL(CPU_TLB_ENTRY_BITS));
977 91a3c1b0 balrog
    /* In the
978 91a3c1b0 balrog
     *  ldr r1 [r0, #(offsetof(CPUState, tlb_table[mem_index][0].addr_read))]
979 91a3c1b0 balrog
     * below, the offset is likely to exceed 12 bits if mem_index != 0 and
980 91a3c1b0 balrog
     * not exceed otherwise, so use an
981 91a3c1b0 balrog
     *  add r0, r0, #(mem_index * sizeof *CPUState.tlb_table)
982 91a3c1b0 balrog
     * before.
983 91a3c1b0 balrog
     */
984 225b4376 balrog
    if (mem_index)
985 c8d80cef Aurelien Jarno
        tcg_out_dat_imm(s, COND_AL, ARITH_ADD, TCG_REG_R0, TCG_REG_R0,
986 225b4376 balrog
                        (mem_index << (TLB_SHIFT & 1)) |
987 225b4376 balrog
                        ((16 - (TLB_SHIFT >> 1)) << 8));
988 c8d80cef Aurelien Jarno
    tcg_out_ld32_12(s, COND_AL, TCG_REG_R1, TCG_REG_R0,
989 225b4376 balrog
                    offsetof(CPUState, tlb_table[0][0].addr_read));
990 c8d80cef Aurelien Jarno
    tcg_out_dat_reg(s, COND_AL, ARITH_CMP, 0, TCG_REG_R1,
991 c8d80cef Aurelien Jarno
                    TCG_REG_R8, SHIFT_IMM_LSL(TARGET_PAGE_BITS));
992 3979144c pbrook
    /* Check alignment.  */
993 3979144c pbrook
    if (s_bits)
994 3979144c pbrook
        tcg_out_dat_imm(s, COND_EQ, ARITH_TST,
995 3979144c pbrook
                        0, addr_reg, (1 << s_bits) - 1);
996 811d4cf4 balrog
#  if TARGET_LONG_BITS == 64
997 811d4cf4 balrog
    /* XXX: possibly we could use a block data load or writeback in
998 811d4cf4 balrog
     * the first access.  */
999 c8d80cef Aurelien Jarno
    tcg_out_ld32_12(s, COND_EQ, TCG_REG_R1, TCG_REG_R0,
1000 225b4376 balrog
                    offsetof(CPUState, tlb_table[0][0].addr_read) + 4);
1001 c8d80cef Aurelien Jarno
    tcg_out_dat_reg(s, COND_EQ, ARITH_CMP, 0,
1002 c8d80cef Aurelien Jarno
                    TCG_REG_R1, addr_reg2, SHIFT_IMM_LSL(0));
1003 811d4cf4 balrog
#  endif
1004 c8d80cef Aurelien Jarno
    tcg_out_ld32_12(s, COND_EQ, TCG_REG_R1, TCG_REG_R0,
1005 225b4376 balrog
                    offsetof(CPUState, tlb_table[0][0].addend));
1006 811d4cf4 balrog
1007 811d4cf4 balrog
    switch (opc) {
1008 811d4cf4 balrog
    case 0:
1009 c8d80cef Aurelien Jarno
        tcg_out_ld8_r(s, COND_EQ, data_reg, addr_reg, TCG_REG_R1);
1010 811d4cf4 balrog
        break;
1011 811d4cf4 balrog
    case 0 | 4:
1012 c8d80cef Aurelien Jarno
        tcg_out_ld8s_r(s, COND_EQ, data_reg, addr_reg, TCG_REG_R1);
1013 811d4cf4 balrog
        break;
1014 811d4cf4 balrog
    case 1:
1015 c8d80cef Aurelien Jarno
        tcg_out_ld16u_r(s, COND_EQ, data_reg, addr_reg, TCG_REG_R1);
1016 67dcab73 Aurelien Jarno
        if (bswap) {
1017 67dcab73 Aurelien Jarno
            tcg_out_bswap16(s, COND_EQ, data_reg, data_reg);
1018 67dcab73 Aurelien Jarno
        }
1019 811d4cf4 balrog
        break;
1020 811d4cf4 balrog
    case 1 | 4:
1021 67dcab73 Aurelien Jarno
        if (bswap) {
1022 67dcab73 Aurelien Jarno
            tcg_out_ld16u_r(s, COND_EQ, data_reg, addr_reg, TCG_REG_R1);
1023 67dcab73 Aurelien Jarno
            tcg_out_bswap16s(s, COND_EQ, data_reg, data_reg);
1024 67dcab73 Aurelien Jarno
        } else {
1025 67dcab73 Aurelien Jarno
            tcg_out_ld16s_r(s, COND_EQ, data_reg, addr_reg, TCG_REG_R1);
1026 67dcab73 Aurelien Jarno
        }
1027 811d4cf4 balrog
        break;
1028 811d4cf4 balrog
    case 2:
1029 811d4cf4 balrog
    default:
1030 c8d80cef Aurelien Jarno
        tcg_out_ld32_r(s, COND_EQ, data_reg, addr_reg, TCG_REG_R1);
1031 67dcab73 Aurelien Jarno
        if (bswap) {
1032 67dcab73 Aurelien Jarno
            tcg_out_bswap32(s, COND_EQ, data_reg, data_reg);
1033 67dcab73 Aurelien Jarno
        }
1034 811d4cf4 balrog
        break;
1035 811d4cf4 balrog
    case 3:
1036 67dcab73 Aurelien Jarno
        if (bswap) {
1037 67dcab73 Aurelien Jarno
            tcg_out_ld32_rwb(s, COND_EQ, data_reg2, TCG_REG_R1, addr_reg);
1038 67dcab73 Aurelien Jarno
            tcg_out_ld32_12(s, COND_EQ, data_reg, TCG_REG_R1, 4);
1039 67dcab73 Aurelien Jarno
            tcg_out_bswap32(s, COND_EQ, data_reg2, data_reg2);
1040 67dcab73 Aurelien Jarno
            tcg_out_bswap32(s, COND_EQ, data_reg, data_reg);
1041 67dcab73 Aurelien Jarno
        } else {
1042 67dcab73 Aurelien Jarno
            tcg_out_ld32_rwb(s, COND_EQ, data_reg, TCG_REG_R1, addr_reg);
1043 67dcab73 Aurelien Jarno
            tcg_out_ld32_12(s, COND_EQ, data_reg2, TCG_REG_R1, 4);
1044 67dcab73 Aurelien Jarno
        }
1045 811d4cf4 balrog
        break;
1046 811d4cf4 balrog
    }
1047 811d4cf4 balrog
1048 811d4cf4 balrog
    label_ptr = (void *) s->code_ptr;
1049 c69806ab Aurelien Jarno
    tcg_out_b_noaddr(s, COND_EQ);
1050 811d4cf4 balrog
1051 811d4cf4 balrog
    /* TODO: move this code to where the constants pool will be */
1052 c8d80cef Aurelien Jarno
    if (addr_reg != TCG_REG_R0) {
1053 7e0d9562 Aurelien Jarno
        tcg_out_dat_reg(s, COND_AL, ARITH_MOV,
1054 c8d80cef Aurelien Jarno
                        TCG_REG_R0, 0, addr_reg, SHIFT_IMM_LSL(0));
1055 c8d80cef Aurelien Jarno
    }
1056 811d4cf4 balrog
# if TARGET_LONG_BITS == 32
1057 7e0d9562 Aurelien Jarno
    tcg_out_dat_imm(s, COND_AL, ARITH_MOV, TCG_REG_R1, 0, mem_index);
1058 811d4cf4 balrog
# else
1059 2633a2d0 Aurelien Jarno
    tcg_out_dat_reg(s, COND_AL, ARITH_MOV,
1060 2633a2d0 Aurelien Jarno
                    TCG_REG_R1, 0, addr_reg2, SHIFT_IMM_LSL(0));
1061 7e0d9562 Aurelien Jarno
    tcg_out_dat_imm(s, COND_AL, ARITH_MOV, TCG_REG_R2, 0, mem_index);
1062 811d4cf4 balrog
# endif
1063 7e0d9562 Aurelien Jarno
    tcg_out_bl(s, COND_AL, (tcg_target_long) qemu_ld_helpers[s_bits] -
1064 811d4cf4 balrog
                    (tcg_target_long) s->code_ptr);
1065 811d4cf4 balrog
1066 811d4cf4 balrog
    switch (opc) {
1067 811d4cf4 balrog
    case 0 | 4:
1068 e854b6d3 Aurelien Jarno
        tcg_out_ext8s(s, COND_AL, data_reg, TCG_REG_R0);
1069 811d4cf4 balrog
        break;
1070 811d4cf4 balrog
    case 1 | 4:
1071 e854b6d3 Aurelien Jarno
        tcg_out_ext16s(s, COND_AL, data_reg, TCG_REG_R0);
1072 811d4cf4 balrog
        break;
1073 811d4cf4 balrog
    case 0:
1074 811d4cf4 balrog
    case 1:
1075 811d4cf4 balrog
    case 2:
1076 811d4cf4 balrog
    default:
1077 c8d80cef Aurelien Jarno
        if (data_reg != TCG_REG_R0) {
1078 7e0d9562 Aurelien Jarno
            tcg_out_dat_reg(s, COND_AL, ARITH_MOV,
1079 c8d80cef Aurelien Jarno
                            data_reg, 0, TCG_REG_R0, SHIFT_IMM_LSL(0));
1080 c8d80cef Aurelien Jarno
        }
1081 811d4cf4 balrog
        break;
1082 811d4cf4 balrog
    case 3:
1083 c8d80cef Aurelien Jarno
        if (data_reg != TCG_REG_R0) {
1084 7e0d9562 Aurelien Jarno
            tcg_out_dat_reg(s, COND_AL, ARITH_MOV,
1085 c8d80cef Aurelien Jarno
                            data_reg, 0, TCG_REG_R0, SHIFT_IMM_LSL(0));
1086 c8d80cef Aurelien Jarno
        }
1087 c8d80cef Aurelien Jarno
        if (data_reg2 != TCG_REG_R1) {
1088 7e0d9562 Aurelien Jarno
            tcg_out_dat_reg(s, COND_AL, ARITH_MOV,
1089 c8d80cef Aurelien Jarno
                            data_reg2, 0, TCG_REG_R1, SHIFT_IMM_LSL(0));
1090 c8d80cef Aurelien Jarno
        }
1091 811d4cf4 balrog
        break;
1092 811d4cf4 balrog
    }
1093 811d4cf4 balrog
1094 c69806ab Aurelien Jarno
    reloc_pc24(label_ptr, (tcg_target_long)s->code_ptr);
1095 379f6698 Paul Brook
#else /* !CONFIG_SOFTMMU */
1096 379f6698 Paul Brook
    if (GUEST_BASE) {
1097 379f6698 Paul Brook
        uint32_t offset = GUEST_BASE;
1098 379f6698 Paul Brook
        int i;
1099 379f6698 Paul Brook
        int rot;
1100 379f6698 Paul Brook
1101 379f6698 Paul Brook
        while (offset) {
1102 379f6698 Paul Brook
            i = ctz32(offset) & ~1;
1103 379f6698 Paul Brook
            rot = ((32 - i) << 7) & 0xf00;
1104 379f6698 Paul Brook
1105 c8d80cef Aurelien Jarno
            tcg_out_dat_imm(s, COND_AL, ARITH_ADD, TCG_REG_R8, addr_reg,
1106 379f6698 Paul Brook
                            ((offset >> i) & 0xff) | rot);
1107 c8d80cef Aurelien Jarno
            addr_reg = TCG_REG_R8;
1108 379f6698 Paul Brook
            offset &= ~(0xff << i);
1109 379f6698 Paul Brook
        }
1110 379f6698 Paul Brook
    }
1111 811d4cf4 balrog
    switch (opc) {
1112 811d4cf4 balrog
    case 0:
1113 811d4cf4 balrog
        tcg_out_ld8_12(s, COND_AL, data_reg, addr_reg, 0);
1114 811d4cf4 balrog
        break;
1115 811d4cf4 balrog
    case 0 | 4:
1116 811d4cf4 balrog
        tcg_out_ld8s_8(s, COND_AL, data_reg, addr_reg, 0);
1117 811d4cf4 balrog
        break;
1118 811d4cf4 balrog
    case 1:
1119 811d4cf4 balrog
        tcg_out_ld16u_8(s, COND_AL, data_reg, addr_reg, 0);
1120 67dcab73 Aurelien Jarno
        if (bswap) {
1121 67dcab73 Aurelien Jarno
            tcg_out_bswap16(s, COND_AL, data_reg, data_reg);
1122 67dcab73 Aurelien Jarno
        }
1123 811d4cf4 balrog
        break;
1124 811d4cf4 balrog
    case 1 | 4:
1125 67dcab73 Aurelien Jarno
        if (bswap) {
1126 67dcab73 Aurelien Jarno
            tcg_out_ld16u_8(s, COND_AL, data_reg, addr_reg, 0);
1127 67dcab73 Aurelien Jarno
            tcg_out_bswap16s(s, COND_AL, data_reg, data_reg);
1128 67dcab73 Aurelien Jarno
        } else {
1129 67dcab73 Aurelien Jarno
            tcg_out_ld16s_8(s, COND_AL, data_reg, addr_reg, 0);
1130 67dcab73 Aurelien Jarno
        }
1131 811d4cf4 balrog
        break;
1132 811d4cf4 balrog
    case 2:
1133 811d4cf4 balrog
    default:
1134 811d4cf4 balrog
        tcg_out_ld32_12(s, COND_AL, data_reg, addr_reg, 0);
1135 67dcab73 Aurelien Jarno
        if (bswap) {
1136 67dcab73 Aurelien Jarno
            tcg_out_bswap32(s, COND_AL, data_reg, data_reg);
1137 67dcab73 Aurelien Jarno
        }
1138 811d4cf4 balrog
        break;
1139 811d4cf4 balrog
    case 3:
1140 eae6ce52 balrog
        /* TODO: use block load -
1141 eae6ce52 balrog
         * check that data_reg2 > data_reg or the other way */
1142 419bafa5 aurel32
        if (data_reg == addr_reg) {
1143 67dcab73 Aurelien Jarno
            tcg_out_ld32_12(s, COND_AL, data_reg2, addr_reg, bswap ? 0 : 4);
1144 67dcab73 Aurelien Jarno
            tcg_out_ld32_12(s, COND_AL, data_reg, addr_reg, bswap ? 4 : 0);
1145 419bafa5 aurel32
        } else {
1146 67dcab73 Aurelien Jarno
            tcg_out_ld32_12(s, COND_AL, data_reg, addr_reg, bswap ? 4 : 0);
1147 67dcab73 Aurelien Jarno
            tcg_out_ld32_12(s, COND_AL, data_reg2, addr_reg, bswap ? 0 : 4);
1148 67dcab73 Aurelien Jarno
        }
1149 67dcab73 Aurelien Jarno
        if (bswap) {
1150 67dcab73 Aurelien Jarno
            tcg_out_bswap32(s, COND_AL, data_reg, data_reg);
1151 67dcab73 Aurelien Jarno
            tcg_out_bswap32(s, COND_AL, data_reg2, data_reg2);
1152 419bafa5 aurel32
        }
1153 811d4cf4 balrog
        break;
1154 811d4cf4 balrog
    }
1155 811d4cf4 balrog
#endif
1156 811d4cf4 balrog
}
1157 811d4cf4 balrog
1158 7e0d9562 Aurelien Jarno
static inline void tcg_out_qemu_st(TCGContext *s, const TCGArg *args, int opc)
1159 811d4cf4 balrog
{
1160 67dcab73 Aurelien Jarno
    int addr_reg, data_reg, data_reg2, bswap;
1161 811d4cf4 balrog
#ifdef CONFIG_SOFTMMU
1162 811d4cf4 balrog
    int mem_index, s_bits;
1163 811d4cf4 balrog
# if TARGET_LONG_BITS == 64
1164 811d4cf4 balrog
    int addr_reg2;
1165 811d4cf4 balrog
# endif
1166 811d4cf4 balrog
    uint32_t *label_ptr;
1167 811d4cf4 balrog
#endif
1168 811d4cf4 balrog
1169 67dcab73 Aurelien Jarno
#ifdef TARGET_WORDS_BIGENDIAN
1170 67dcab73 Aurelien Jarno
    bswap = 1;
1171 67dcab73 Aurelien Jarno
#else
1172 67dcab73 Aurelien Jarno
    bswap = 0;
1173 67dcab73 Aurelien Jarno
#endif
1174 811d4cf4 balrog
    data_reg = *args++;
1175 811d4cf4 balrog
    if (opc == 3)
1176 811d4cf4 balrog
        data_reg2 = *args++;
1177 811d4cf4 balrog
    else
1178 d89c682f Stefan Weil
        data_reg2 = 0; /* suppress warning */
1179 811d4cf4 balrog
    addr_reg = *args++;
1180 811d4cf4 balrog
#ifdef CONFIG_SOFTMMU
1181 aef3a282 balrog
# if TARGET_LONG_BITS == 64
1182 aef3a282 balrog
    addr_reg2 = *args++;
1183 aef3a282 balrog
# endif
1184 811d4cf4 balrog
    mem_index = *args;
1185 811d4cf4 balrog
    s_bits = opc & 3;
1186 811d4cf4 balrog
1187 91a3c1b0 balrog
    /* Should generate something like the following:
1188 3979144c pbrook
     *  shr r8, addr_reg, #TARGET_PAGE_BITS
1189 91a3c1b0 balrog
     *  and r0, r8, #(CPU_TLB_SIZE - 1)   @ Assumption: CPU_TLB_BITS <= 8
1190 3979144c pbrook
     *  add r0, env, r0 lsl #CPU_TLB_ENTRY_BITS
1191 91a3c1b0 balrog
     */
1192 811d4cf4 balrog
    tcg_out_dat_reg(s, COND_AL, ARITH_MOV,
1193 c8d80cef Aurelien Jarno
                    TCG_REG_R8, 0, addr_reg, SHIFT_IMM_LSR(TARGET_PAGE_BITS));
1194 811d4cf4 balrog
    tcg_out_dat_imm(s, COND_AL, ARITH_AND,
1195 c8d80cef Aurelien Jarno
                    TCG_REG_R0, TCG_REG_R8, CPU_TLB_SIZE - 1);
1196 c8d80cef Aurelien Jarno
    tcg_out_dat_reg(s, COND_AL, ARITH_ADD, TCG_REG_R0,
1197 c8d80cef Aurelien Jarno
                    TCG_AREG0, TCG_REG_R0, SHIFT_IMM_LSL(CPU_TLB_ENTRY_BITS));
1198 91a3c1b0 balrog
    /* In the
1199 91a3c1b0 balrog
     *  ldr r1 [r0, #(offsetof(CPUState, tlb_table[mem_index][0].addr_write))]
1200 91a3c1b0 balrog
     * below, the offset is likely to exceed 12 bits if mem_index != 0 and
1201 91a3c1b0 balrog
     * not exceed otherwise, so use an
1202 91a3c1b0 balrog
     *  add r0, r0, #(mem_index * sizeof *CPUState.tlb_table)
1203 91a3c1b0 balrog
     * before.
1204 91a3c1b0 balrog
     */
1205 225b4376 balrog
    if (mem_index)
1206 c8d80cef Aurelien Jarno
        tcg_out_dat_imm(s, COND_AL, ARITH_ADD, TCG_REG_R0, TCG_REG_R0,
1207 225b4376 balrog
                        (mem_index << (TLB_SHIFT & 1)) |
1208 225b4376 balrog
                        ((16 - (TLB_SHIFT >> 1)) << 8));
1209 c8d80cef Aurelien Jarno
    tcg_out_ld32_12(s, COND_AL, TCG_REG_R1, TCG_REG_R0,
1210 225b4376 balrog
                    offsetof(CPUState, tlb_table[0][0].addr_write));
1211 c8d80cef Aurelien Jarno
    tcg_out_dat_reg(s, COND_AL, ARITH_CMP, 0, TCG_REG_R1,
1212 c8d80cef Aurelien Jarno
                    TCG_REG_R8, SHIFT_IMM_LSL(TARGET_PAGE_BITS));
1213 3979144c pbrook
    /* Check alignment.  */
1214 3979144c pbrook
    if (s_bits)
1215 3979144c pbrook
        tcg_out_dat_imm(s, COND_EQ, ARITH_TST,
1216 3979144c pbrook
                        0, addr_reg, (1 << s_bits) - 1);
1217 811d4cf4 balrog
#  if TARGET_LONG_BITS == 64
1218 811d4cf4 balrog
    /* XXX: possibly we could use a block data load or writeback in
1219 811d4cf4 balrog
     * the first access.  */
1220 c8d80cef Aurelien Jarno
    tcg_out_ld32_12(s, COND_EQ, TCG_REG_R1, TCG_REG_R0,
1221 c8d80cef Aurelien Jarno
                    offsetof(CPUState, tlb_table[0][0].addr_write) + 4);
1222 c8d80cef Aurelien Jarno
    tcg_out_dat_reg(s, COND_EQ, ARITH_CMP, 0,
1223 c8d80cef Aurelien Jarno
                    TCG_REG_R1, addr_reg2, SHIFT_IMM_LSL(0));
1224 811d4cf4 balrog
#  endif
1225 c8d80cef Aurelien Jarno
    tcg_out_ld32_12(s, COND_EQ, TCG_REG_R1, TCG_REG_R0,
1226 225b4376 balrog
                    offsetof(CPUState, tlb_table[0][0].addend));
1227 811d4cf4 balrog
1228 811d4cf4 balrog
    switch (opc) {
1229 811d4cf4 balrog
    case 0:
1230 c8d80cef Aurelien Jarno
        tcg_out_st8_r(s, COND_EQ, data_reg, addr_reg, TCG_REG_R1);
1231 811d4cf4 balrog
        break;
1232 811d4cf4 balrog
    case 1:
1233 67dcab73 Aurelien Jarno
        if (bswap) {
1234 67dcab73 Aurelien Jarno
            tcg_out_bswap16(s, COND_EQ, TCG_REG_R0, data_reg);
1235 67dcab73 Aurelien Jarno
            tcg_out_st16_r(s, COND_EQ, TCG_REG_R0, addr_reg, TCG_REG_R1);
1236 67dcab73 Aurelien Jarno
        } else {
1237 67dcab73 Aurelien Jarno
            tcg_out_st16_r(s, COND_EQ, data_reg, addr_reg, TCG_REG_R1);
1238 67dcab73 Aurelien Jarno
        }
1239 811d4cf4 balrog
        break;
1240 811d4cf4 balrog
    case 2:
1241 811d4cf4 balrog
    default:
1242 67dcab73 Aurelien Jarno
        if (bswap) {
1243 67dcab73 Aurelien Jarno
            tcg_out_bswap32(s, COND_EQ, TCG_REG_R0, data_reg);
1244 67dcab73 Aurelien Jarno
            tcg_out_st32_r(s, COND_EQ, TCG_REG_R0, addr_reg, TCG_REG_R1);
1245 67dcab73 Aurelien Jarno
        } else {
1246 67dcab73 Aurelien Jarno
            tcg_out_st32_r(s, COND_EQ, data_reg, addr_reg, TCG_REG_R1);
1247 67dcab73 Aurelien Jarno
        }
1248 811d4cf4 balrog
        break;
1249 811d4cf4 balrog
    case 3:
1250 67dcab73 Aurelien Jarno
        if (bswap) {
1251 67dcab73 Aurelien Jarno
            tcg_out_bswap32(s, COND_EQ, TCG_REG_R0, data_reg2);
1252 67dcab73 Aurelien Jarno
            tcg_out_st32_rwb(s, COND_EQ, TCG_REG_R0, TCG_REG_R1, addr_reg);
1253 67dcab73 Aurelien Jarno
            tcg_out_bswap32(s, COND_EQ, TCG_REG_R0, data_reg);
1254 9a3abc21 Aurelien Jarno
            tcg_out_st32_12(s, COND_EQ, TCG_REG_R0, TCG_REG_R1, 4);
1255 67dcab73 Aurelien Jarno
        } else {
1256 67dcab73 Aurelien Jarno
            tcg_out_st32_rwb(s, COND_EQ, data_reg, TCG_REG_R1, addr_reg);
1257 67dcab73 Aurelien Jarno
            tcg_out_st32_12(s, COND_EQ, data_reg2, TCG_REG_R1, 4);
1258 67dcab73 Aurelien Jarno
        }
1259 811d4cf4 balrog
        break;
1260 811d4cf4 balrog
    }
1261 811d4cf4 balrog
1262 811d4cf4 balrog
    label_ptr = (void *) s->code_ptr;
1263 c69806ab Aurelien Jarno
    tcg_out_b_noaddr(s, COND_EQ);
1264 811d4cf4 balrog
1265 811d4cf4 balrog
    /* TODO: move this code to where the constants pool will be */
1266 2633a2d0 Aurelien Jarno
    tcg_out_dat_reg(s, COND_AL, ARITH_MOV,
1267 2633a2d0 Aurelien Jarno
                    TCG_REG_R0, 0, addr_reg, SHIFT_IMM_LSL(0));
1268 811d4cf4 balrog
# if TARGET_LONG_BITS == 32
1269 811d4cf4 balrog
    switch (opc) {
1270 811d4cf4 balrog
    case 0:
1271 e854b6d3 Aurelien Jarno
        tcg_out_ext8u(s, COND_AL, TCG_REG_R1, data_reg);
1272 7e0d9562 Aurelien Jarno
        tcg_out_dat_imm(s, COND_AL, ARITH_MOV, TCG_REG_R2, 0, mem_index);
1273 811d4cf4 balrog
        break;
1274 811d4cf4 balrog
    case 1:
1275 e854b6d3 Aurelien Jarno
        tcg_out_ext16u(s, COND_AL, TCG_REG_R1, data_reg);
1276 7e0d9562 Aurelien Jarno
        tcg_out_dat_imm(s, COND_AL, ARITH_MOV, TCG_REG_R2, 0, mem_index);
1277 811d4cf4 balrog
        break;
1278 811d4cf4 balrog
    case 2:
1279 2633a2d0 Aurelien Jarno
        tcg_out_dat_reg(s, COND_AL, ARITH_MOV,
1280 2633a2d0 Aurelien Jarno
                        TCG_REG_R1, 0, data_reg, SHIFT_IMM_LSL(0));
1281 7e0d9562 Aurelien Jarno
        tcg_out_dat_imm(s, COND_AL, ARITH_MOV, TCG_REG_R2, 0, mem_index);
1282 811d4cf4 balrog
        break;
1283 811d4cf4 balrog
    case 3:
1284 bf5675ef Aurelien Jarno
        tcg_out_dat_imm(s, COND_AL, ARITH_MOV, TCG_REG_R8, 0, mem_index);
1285 bf5675ef Aurelien Jarno
        tcg_out32(s, (COND_AL << 28) | 0x052d8010); /* str r8, [sp, #-0x10]! */
1286 bf5675ef Aurelien Jarno
        if (data_reg != TCG_REG_R2) {
1287 7e0d9562 Aurelien Jarno
            tcg_out_dat_reg(s, COND_AL, ARITH_MOV,
1288 bf5675ef Aurelien Jarno
                            TCG_REG_R2, 0, data_reg, SHIFT_IMM_LSL(0));
1289 bf5675ef Aurelien Jarno
        }
1290 bf5675ef Aurelien Jarno
        if (data_reg2 != TCG_REG_R3) {
1291 bf5675ef Aurelien Jarno
            tcg_out_dat_reg(s, COND_AL, ARITH_MOV,
1292 bf5675ef Aurelien Jarno
                            TCG_REG_R3, 0, data_reg2, SHIFT_IMM_LSL(0));
1293 c8d80cef Aurelien Jarno
        }
1294 811d4cf4 balrog
        break;
1295 811d4cf4 balrog
    }
1296 811d4cf4 balrog
# else
1297 2633a2d0 Aurelien Jarno
    tcg_out_dat_reg(s, COND_AL, ARITH_MOV,
1298 2633a2d0 Aurelien Jarno
                    TCG_REG_R1, 0, addr_reg2, SHIFT_IMM_LSL(0));
1299 811d4cf4 balrog
    switch (opc) {
1300 811d4cf4 balrog
    case 0:
1301 e854b6d3 Aurelien Jarno
        tcg_out_ext8u(s, COND_AL, TCG_REG_R2, data_reg);
1302 7e0d9562 Aurelien Jarno
        tcg_out_dat_imm(s, COND_AL, ARITH_MOV, TCG_REG_R3, 0, mem_index);
1303 811d4cf4 balrog
        break;
1304 811d4cf4 balrog
    case 1:
1305 e854b6d3 Aurelien Jarno
        tcg_out_ext16u(s, COND_AL, TCG_REG_R2, data_reg);
1306 7e0d9562 Aurelien Jarno
        tcg_out_dat_imm(s, COND_AL, ARITH_MOV, TCG_REG_R3, 0, mem_index);
1307 811d4cf4 balrog
        break;
1308 811d4cf4 balrog
    case 2:
1309 c8d80cef Aurelien Jarno
        if (data_reg != TCG_REG_R2) {
1310 7e0d9562 Aurelien Jarno
            tcg_out_dat_reg(s, COND_AL, ARITH_MOV,
1311 c8d80cef Aurelien Jarno
                            TCG_REG_R2, 0, data_reg, SHIFT_IMM_LSL(0));
1312 c8d80cef Aurelien Jarno
        }
1313 7e0d9562 Aurelien Jarno
        tcg_out_dat_imm(s, COND_AL, ARITH_MOV, TCG_REG_R3, 0, mem_index);
1314 811d4cf4 balrog
        break;
1315 811d4cf4 balrog
    case 3:
1316 7e0d9562 Aurelien Jarno
        tcg_out_dat_imm(s, COND_AL, ARITH_MOV, TCG_REG_R8, 0, mem_index);
1317 7e0d9562 Aurelien Jarno
        tcg_out32(s, (COND_AL << 28) | 0x052d8010); /* str r8, [sp, #-0x10]! */
1318 c8d80cef Aurelien Jarno
        if (data_reg != TCG_REG_R2) {
1319 7e0d9562 Aurelien Jarno
            tcg_out_dat_reg(s, COND_AL, ARITH_MOV,
1320 c8d80cef Aurelien Jarno
                            TCG_REG_R2, 0, data_reg, SHIFT_IMM_LSL(0));
1321 c8d80cef Aurelien Jarno
        }
1322 c8d80cef Aurelien Jarno
        if (data_reg2 != TCG_REG_R3) {
1323 7e0d9562 Aurelien Jarno
            tcg_out_dat_reg(s, COND_AL, ARITH_MOV,
1324 c8d80cef Aurelien Jarno
                            TCG_REG_R3, 0, data_reg2, SHIFT_IMM_LSL(0));
1325 c8d80cef Aurelien Jarno
        }
1326 811d4cf4 balrog
        break;
1327 811d4cf4 balrog
    }
1328 811d4cf4 balrog
# endif
1329 811d4cf4 balrog
1330 7e0d9562 Aurelien Jarno
    tcg_out_bl(s, COND_AL, (tcg_target_long) qemu_st_helpers[s_bits] -
1331 811d4cf4 balrog
                    (tcg_target_long) s->code_ptr);
1332 811d4cf4 balrog
    if (opc == 3)
1333 7e0d9562 Aurelien Jarno
        tcg_out_dat_imm(s, COND_AL, ARITH_ADD, TCG_REG_R13, TCG_REG_R13, 0x10);
1334 811d4cf4 balrog
1335 c69806ab Aurelien Jarno
    reloc_pc24(label_ptr, (tcg_target_long)s->code_ptr);
1336 379f6698 Paul Brook
#else /* !CONFIG_SOFTMMU */
1337 379f6698 Paul Brook
    if (GUEST_BASE) {
1338 379f6698 Paul Brook
        uint32_t offset = GUEST_BASE;
1339 379f6698 Paul Brook
        int i;
1340 379f6698 Paul Brook
        int rot;
1341 379f6698 Paul Brook
1342 379f6698 Paul Brook
        while (offset) {
1343 379f6698 Paul Brook
            i = ctz32(offset) & ~1;
1344 379f6698 Paul Brook
            rot = ((32 - i) << 7) & 0xf00;
1345 379f6698 Paul Brook
1346 67dcab73 Aurelien Jarno
            tcg_out_dat_imm(s, COND_AL, ARITH_ADD, TCG_REG_R1, addr_reg,
1347 379f6698 Paul Brook
                            ((offset >> i) & 0xff) | rot);
1348 67dcab73 Aurelien Jarno
            addr_reg = TCG_REG_R1;
1349 379f6698 Paul Brook
            offset &= ~(0xff << i);
1350 379f6698 Paul Brook
        }
1351 379f6698 Paul Brook
    }
1352 811d4cf4 balrog
    switch (opc) {
1353 811d4cf4 balrog
    case 0:
1354 811d4cf4 balrog
        tcg_out_st8_12(s, COND_AL, data_reg, addr_reg, 0);
1355 811d4cf4 balrog
        break;
1356 811d4cf4 balrog
    case 1:
1357 67dcab73 Aurelien Jarno
        if (bswap) {
1358 67dcab73 Aurelien Jarno
            tcg_out_bswap16(s, COND_AL, TCG_REG_R0, data_reg);
1359 67dcab73 Aurelien Jarno
            tcg_out_st16_8(s, COND_AL, TCG_REG_R0, addr_reg, 0);
1360 67dcab73 Aurelien Jarno
        } else {
1361 67dcab73 Aurelien Jarno
            tcg_out_st16_8(s, COND_AL, data_reg, addr_reg, 0);
1362 67dcab73 Aurelien Jarno
        }
1363 811d4cf4 balrog
        break;
1364 811d4cf4 balrog
    case 2:
1365 811d4cf4 balrog
    default:
1366 67dcab73 Aurelien Jarno
        if (bswap) {
1367 67dcab73 Aurelien Jarno
            tcg_out_bswap32(s, COND_AL, TCG_REG_R0, data_reg);
1368 67dcab73 Aurelien Jarno
            tcg_out_st32_12(s, COND_AL, TCG_REG_R0, addr_reg, 0);
1369 67dcab73 Aurelien Jarno
        } else {
1370 67dcab73 Aurelien Jarno
            tcg_out_st32_12(s, COND_AL, data_reg, addr_reg, 0);
1371 67dcab73 Aurelien Jarno
        }
1372 811d4cf4 balrog
        break;
1373 811d4cf4 balrog
    case 3:
1374 eae6ce52 balrog
        /* TODO: use block store -
1375 eae6ce52 balrog
         * check that data_reg2 > data_reg or the other way */
1376 67dcab73 Aurelien Jarno
        if (bswap) {
1377 67dcab73 Aurelien Jarno
            tcg_out_bswap32(s, COND_AL, TCG_REG_R0, data_reg2);
1378 67dcab73 Aurelien Jarno
            tcg_out_st32_12(s, COND_AL, TCG_REG_R0, addr_reg, 0);
1379 67dcab73 Aurelien Jarno
            tcg_out_bswap32(s, COND_AL, TCG_REG_R0, data_reg);
1380 67dcab73 Aurelien Jarno
            tcg_out_st32_12(s, COND_AL, TCG_REG_R0, addr_reg, 4);
1381 67dcab73 Aurelien Jarno
        } else {
1382 67dcab73 Aurelien Jarno
            tcg_out_st32_12(s, COND_AL, data_reg, addr_reg, 0);
1383 67dcab73 Aurelien Jarno
            tcg_out_st32_12(s, COND_AL, data_reg2, addr_reg, 4);
1384 67dcab73 Aurelien Jarno
        }
1385 811d4cf4 balrog
        break;
1386 811d4cf4 balrog
    }
1387 811d4cf4 balrog
#endif
1388 811d4cf4 balrog
}
1389 811d4cf4 balrog
1390 811d4cf4 balrog
static uint8_t *tb_ret_addr;
1391 811d4cf4 balrog
1392 a9751609 Richard Henderson
static inline void tcg_out_op(TCGContext *s, TCGOpcode opc,
1393 811d4cf4 balrog
                const TCGArg *args, const int *const_args)
1394 811d4cf4 balrog
{
1395 811d4cf4 balrog
    int c;
1396 811d4cf4 balrog
1397 811d4cf4 balrog
    switch (opc) {
1398 811d4cf4 balrog
    case INDEX_op_exit_tb:
1399 fe33867b balrog
        {
1400 fe33867b balrog
            uint8_t *ld_ptr = s->code_ptr;
1401 fe33867b balrog
            if (args[0] >> 8)
1402 c8d80cef Aurelien Jarno
                tcg_out_ld32_12(s, COND_AL, TCG_REG_R0, TCG_REG_PC, 0);
1403 fe33867b balrog
            else
1404 c8d80cef Aurelien Jarno
                tcg_out_dat_imm(s, COND_AL, ARITH_MOV, TCG_REG_R0, 0, args[0]);
1405 fe33867b balrog
            tcg_out_goto(s, COND_AL, (tcg_target_ulong) tb_ret_addr);
1406 fe33867b balrog
            if (args[0] >> 8) {
1407 fe33867b balrog
                *ld_ptr = (uint8_t) (s->code_ptr - ld_ptr) - 8;
1408 fe33867b balrog
                tcg_out32(s, args[0]);
1409 fe33867b balrog
            }
1410 fe33867b balrog
        }
1411 811d4cf4 balrog
        break;
1412 811d4cf4 balrog
    case INDEX_op_goto_tb:
1413 811d4cf4 balrog
        if (s->tb_jmp_offset) {
1414 811d4cf4 balrog
            /* Direct jump method */
1415 fe33867b balrog
#if defined(USE_DIRECT_JUMP)
1416 811d4cf4 balrog
            s->tb_jmp_offset[args[0]] = s->code_ptr - s->code_buf;
1417 c69806ab Aurelien Jarno
            tcg_out_b_noaddr(s, COND_AL);
1418 811d4cf4 balrog
#else
1419 c8d80cef Aurelien Jarno
            tcg_out_ld32_12(s, COND_AL, TCG_REG_PC, TCG_REG_PC, -4);
1420 811d4cf4 balrog
            s->tb_jmp_offset[args[0]] = s->code_ptr - s->code_buf;
1421 811d4cf4 balrog
            tcg_out32(s, 0);
1422 811d4cf4 balrog
#endif
1423 811d4cf4 balrog
        } else {
1424 811d4cf4 balrog
            /* Indirect jump method */
1425 811d4cf4 balrog
#if 1
1426 811d4cf4 balrog
            c = (int) (s->tb_next + args[0]) - ((int) s->code_ptr + 8);
1427 811d4cf4 balrog
            if (c > 0xfff || c < -0xfff) {
1428 811d4cf4 balrog
                tcg_out_movi32(s, COND_AL, TCG_REG_R0,
1429 811d4cf4 balrog
                                (tcg_target_long) (s->tb_next + args[0]));
1430 c8d80cef Aurelien Jarno
                tcg_out_ld32_12(s, COND_AL, TCG_REG_PC, TCG_REG_R0, 0);
1431 811d4cf4 balrog
            } else
1432 c8d80cef Aurelien Jarno
                tcg_out_ld32_12(s, COND_AL, TCG_REG_PC, TCG_REG_PC, c);
1433 811d4cf4 balrog
#else
1434 c8d80cef Aurelien Jarno
            tcg_out_ld32_12(s, COND_AL, TCG_REG_R0, TCG_REG_PC, 0);
1435 c8d80cef Aurelien Jarno
            tcg_out_ld32_12(s, COND_AL, TCG_REG_PC, TCG_REG_R0, 0);
1436 811d4cf4 balrog
            tcg_out32(s, (tcg_target_long) (s->tb_next + args[0]));
1437 811d4cf4 balrog
#endif
1438 811d4cf4 balrog
        }
1439 811d4cf4 balrog
        s->tb_next_offset[args[0]] = s->code_ptr - s->code_buf;
1440 811d4cf4 balrog
        break;
1441 811d4cf4 balrog
    case INDEX_op_call:
1442 811d4cf4 balrog
        if (const_args[0])
1443 811d4cf4 balrog
            tcg_out_call(s, COND_AL, args[0]);
1444 811d4cf4 balrog
        else
1445 811d4cf4 balrog
            tcg_out_callr(s, COND_AL, args[0]);
1446 811d4cf4 balrog
        break;
1447 811d4cf4 balrog
    case INDEX_op_jmp:
1448 811d4cf4 balrog
        if (const_args[0])
1449 811d4cf4 balrog
            tcg_out_goto(s, COND_AL, args[0]);
1450 811d4cf4 balrog
        else
1451 811d4cf4 balrog
            tcg_out_bx(s, COND_AL, args[0]);
1452 811d4cf4 balrog
        break;
1453 811d4cf4 balrog
    case INDEX_op_br:
1454 811d4cf4 balrog
        tcg_out_goto_label(s, COND_AL, args[0]);
1455 811d4cf4 balrog
        break;
1456 811d4cf4 balrog
1457 811d4cf4 balrog
    case INDEX_op_ld8u_i32:
1458 811d4cf4 balrog
        tcg_out_ld8u(s, COND_AL, args[0], args[1], args[2]);
1459 811d4cf4 balrog
        break;
1460 811d4cf4 balrog
    case INDEX_op_ld8s_i32:
1461 811d4cf4 balrog
        tcg_out_ld8s(s, COND_AL, args[0], args[1], args[2]);
1462 811d4cf4 balrog
        break;
1463 811d4cf4 balrog
    case INDEX_op_ld16u_i32:
1464 811d4cf4 balrog
        tcg_out_ld16u(s, COND_AL, args[0], args[1], args[2]);
1465 811d4cf4 balrog
        break;
1466 811d4cf4 balrog
    case INDEX_op_ld16s_i32:
1467 811d4cf4 balrog
        tcg_out_ld16s(s, COND_AL, args[0], args[1], args[2]);
1468 811d4cf4 balrog
        break;
1469 811d4cf4 balrog
    case INDEX_op_ld_i32:
1470 811d4cf4 balrog
        tcg_out_ld32u(s, COND_AL, args[0], args[1], args[2]);
1471 811d4cf4 balrog
        break;
1472 811d4cf4 balrog
    case INDEX_op_st8_i32:
1473 f694a27e Aurelien Jarno
        tcg_out_st8(s, COND_AL, args[0], args[1], args[2]);
1474 811d4cf4 balrog
        break;
1475 811d4cf4 balrog
    case INDEX_op_st16_i32:
1476 f694a27e Aurelien Jarno
        tcg_out_st16(s, COND_AL, args[0], args[1], args[2]);
1477 811d4cf4 balrog
        break;
1478 811d4cf4 balrog
    case INDEX_op_st_i32:
1479 811d4cf4 balrog
        tcg_out_st32(s, COND_AL, args[0], args[1], args[2]);
1480 811d4cf4 balrog
        break;
1481 811d4cf4 balrog
1482 811d4cf4 balrog
    case INDEX_op_mov_i32:
1483 811d4cf4 balrog
        tcg_out_dat_reg(s, COND_AL, ARITH_MOV,
1484 811d4cf4 balrog
                        args[0], 0, args[1], SHIFT_IMM_LSL(0));
1485 811d4cf4 balrog
        break;
1486 811d4cf4 balrog
    case INDEX_op_movi_i32:
1487 811d4cf4 balrog
        tcg_out_movi32(s, COND_AL, args[0], args[1]);
1488 811d4cf4 balrog
        break;
1489 811d4cf4 balrog
    case INDEX_op_add_i32:
1490 811d4cf4 balrog
        c = ARITH_ADD;
1491 811d4cf4 balrog
        goto gen_arith;
1492 811d4cf4 balrog
    case INDEX_op_sub_i32:
1493 811d4cf4 balrog
        c = ARITH_SUB;
1494 811d4cf4 balrog
        goto gen_arith;
1495 811d4cf4 balrog
    case INDEX_op_and_i32:
1496 811d4cf4 balrog
        c = ARITH_AND;
1497 811d4cf4 balrog
        goto gen_arith;
1498 932234f6 Aurelien Jarno
    case INDEX_op_andc_i32:
1499 932234f6 Aurelien Jarno
        c = ARITH_BIC;
1500 932234f6 Aurelien Jarno
        goto gen_arith;
1501 811d4cf4 balrog
    case INDEX_op_or_i32:
1502 811d4cf4 balrog
        c = ARITH_ORR;
1503 811d4cf4 balrog
        goto gen_arith;
1504 811d4cf4 balrog
    case INDEX_op_xor_i32:
1505 811d4cf4 balrog
        c = ARITH_EOR;
1506 811d4cf4 balrog
        /* Fall through.  */
1507 811d4cf4 balrog
    gen_arith:
1508 94953e6d Laurent Desnogues
        if (const_args[2]) {
1509 94953e6d Laurent Desnogues
            int rot;
1510 94953e6d Laurent Desnogues
            rot = encode_imm(args[2]);
1511 cb4e581f Laurent Desnogues
            tcg_out_dat_imm(s, COND_AL, c,
1512 94953e6d Laurent Desnogues
                            args[0], args[1], rotl(args[2], rot) | (rot << 7));
1513 94953e6d Laurent Desnogues
        } else
1514 cb4e581f Laurent Desnogues
            tcg_out_dat_reg(s, COND_AL, c,
1515 cb4e581f Laurent Desnogues
                            args[0], args[1], args[2], SHIFT_IMM_LSL(0));
1516 811d4cf4 balrog
        break;
1517 811d4cf4 balrog
    case INDEX_op_add2_i32:
1518 811d4cf4 balrog
        tcg_out_dat_reg2(s, COND_AL, ARITH_ADD, ARITH_ADC,
1519 811d4cf4 balrog
                        args[0], args[1], args[2], args[3],
1520 811d4cf4 balrog
                        args[4], args[5], SHIFT_IMM_LSL(0));
1521 811d4cf4 balrog
        break;
1522 811d4cf4 balrog
    case INDEX_op_sub2_i32:
1523 811d4cf4 balrog
        tcg_out_dat_reg2(s, COND_AL, ARITH_SUB, ARITH_SBC,
1524 811d4cf4 balrog
                        args[0], args[1], args[2], args[3],
1525 811d4cf4 balrog
                        args[4], args[5], SHIFT_IMM_LSL(0));
1526 811d4cf4 balrog
        break;
1527 650bbb36 balrog
    case INDEX_op_neg_i32:
1528 650bbb36 balrog
        tcg_out_dat_imm(s, COND_AL, ARITH_RSB, args[0], args[1], 0);
1529 650bbb36 balrog
        break;
1530 f878d2d2 Laurent Desnogues
    case INDEX_op_not_i32:
1531 f878d2d2 Laurent Desnogues
        tcg_out_dat_reg(s, COND_AL,
1532 f878d2d2 Laurent Desnogues
                        ARITH_MVN, args[0], 0, args[1], SHIFT_IMM_LSL(0));
1533 f878d2d2 Laurent Desnogues
        break;
1534 811d4cf4 balrog
    case INDEX_op_mul_i32:
1535 811d4cf4 balrog
        tcg_out_mul32(s, COND_AL, args[0], args[1], args[2]);
1536 811d4cf4 balrog
        break;
1537 811d4cf4 balrog
    case INDEX_op_mulu2_i32:
1538 811d4cf4 balrog
        tcg_out_umull32(s, COND_AL, args[0], args[1], args[2], args[3]);
1539 811d4cf4 balrog
        break;
1540 811d4cf4 balrog
    /* XXX: Perhaps args[2] & 0x1f is wrong */
1541 811d4cf4 balrog
    case INDEX_op_shl_i32:
1542 811d4cf4 balrog
        c = const_args[2] ?
1543 811d4cf4 balrog
                SHIFT_IMM_LSL(args[2] & 0x1f) : SHIFT_REG_LSL(args[2]);
1544 811d4cf4 balrog
        goto gen_shift32;
1545 811d4cf4 balrog
    case INDEX_op_shr_i32:
1546 811d4cf4 balrog
        c = const_args[2] ? (args[2] & 0x1f) ? SHIFT_IMM_LSR(args[2] & 0x1f) :
1547 811d4cf4 balrog
                SHIFT_IMM_LSL(0) : SHIFT_REG_LSR(args[2]);
1548 811d4cf4 balrog
        goto gen_shift32;
1549 811d4cf4 balrog
    case INDEX_op_sar_i32:
1550 811d4cf4 balrog
        c = const_args[2] ? (args[2] & 0x1f) ? SHIFT_IMM_ASR(args[2] & 0x1f) :
1551 811d4cf4 balrog
                SHIFT_IMM_LSL(0) : SHIFT_REG_ASR(args[2]);
1552 293579e5 Aurelien Jarno
        goto gen_shift32;
1553 293579e5 Aurelien Jarno
    case INDEX_op_rotr_i32:
1554 293579e5 Aurelien Jarno
        c = const_args[2] ? (args[2] & 0x1f) ? SHIFT_IMM_ROR(args[2] & 0x1f) :
1555 293579e5 Aurelien Jarno
                SHIFT_IMM_LSL(0) : SHIFT_REG_ROR(args[2]);
1556 811d4cf4 balrog
        /* Fall through.  */
1557 811d4cf4 balrog
    gen_shift32:
1558 811d4cf4 balrog
        tcg_out_dat_reg(s, COND_AL, ARITH_MOV, args[0], 0, args[1], c);
1559 811d4cf4 balrog
        break;
1560 811d4cf4 balrog
1561 293579e5 Aurelien Jarno
    case INDEX_op_rotl_i32:
1562 293579e5 Aurelien Jarno
        if (const_args[2]) {
1563 293579e5 Aurelien Jarno
            tcg_out_dat_reg(s, COND_AL, ARITH_MOV, args[0], 0, args[1],
1564 293579e5 Aurelien Jarno
                            ((0x20 - args[2]) & 0x1f) ?
1565 293579e5 Aurelien Jarno
                            SHIFT_IMM_ROR((0x20 - args[2]) & 0x1f) :
1566 293579e5 Aurelien Jarno
                            SHIFT_IMM_LSL(0));
1567 293579e5 Aurelien Jarno
        } else {
1568 293579e5 Aurelien Jarno
            tcg_out_dat_imm(s, COND_AL, ARITH_RSB, TCG_REG_R8, args[1], 0x20);
1569 293579e5 Aurelien Jarno
            tcg_out_dat_reg(s, COND_AL, ARITH_MOV, args[0], 0, args[1],
1570 293579e5 Aurelien Jarno
                            SHIFT_REG_ROR(TCG_REG_R8));
1571 293579e5 Aurelien Jarno
        }
1572 293579e5 Aurelien Jarno
        break;
1573 293579e5 Aurelien Jarno
1574 811d4cf4 balrog
    case INDEX_op_brcond_i32:
1575 023e77f8 Aurelien Jarno
        if (const_args[1]) {
1576 023e77f8 Aurelien Jarno
            int rot;
1577 023e77f8 Aurelien Jarno
            rot = encode_imm(args[1]);
1578 c8d80cef Aurelien Jarno
            tcg_out_dat_imm(s, COND_AL, ARITH_CMP, 0,
1579 c8d80cef Aurelien Jarno
                            args[0], rotl(args[1], rot) | (rot << 7));
1580 023e77f8 Aurelien Jarno
        } else {
1581 023e77f8 Aurelien Jarno
            tcg_out_dat_reg(s, COND_AL, ARITH_CMP, 0,
1582 023e77f8 Aurelien Jarno
                            args[0], args[1], SHIFT_IMM_LSL(0));
1583 023e77f8 Aurelien Jarno
        }
1584 811d4cf4 balrog
        tcg_out_goto_label(s, tcg_cond_to_arm_cond[args[2]], args[3]);
1585 811d4cf4 balrog
        break;
1586 811d4cf4 balrog
    case INDEX_op_brcond2_i32:
1587 811d4cf4 balrog
        /* The resulting conditions are:
1588 811d4cf4 balrog
         * TCG_COND_EQ    -->  a0 == a2 && a1 == a3,
1589 811d4cf4 balrog
         * TCG_COND_NE    --> (a0 != a2 && a1 == a3) ||  a1 != a3,
1590 811d4cf4 balrog
         * TCG_COND_LT(U) --> (a0 <  a2 && a1 == a3) ||  a1 <  a3,
1591 811d4cf4 balrog
         * TCG_COND_GE(U) --> (a0 >= a2 && a1 == a3) || (a1 >= a3 && a1 != a3),
1592 811d4cf4 balrog
         * TCG_COND_LE(U) --> (a0 <= a2 && a1 == a3) || (a1 <= a3 && a1 != a3),
1593 811d4cf4 balrog
         * TCG_COND_GT(U) --> (a0 >  a2 && a1 == a3) ||  a1 >  a3,
1594 811d4cf4 balrog
         */
1595 811d4cf4 balrog
        tcg_out_dat_reg(s, COND_AL, ARITH_CMP, 0,
1596 811d4cf4 balrog
                        args[1], args[3], SHIFT_IMM_LSL(0));
1597 811d4cf4 balrog
        tcg_out_dat_reg(s, COND_EQ, ARITH_CMP, 0,
1598 811d4cf4 balrog
                        args[0], args[2], SHIFT_IMM_LSL(0));
1599 811d4cf4 balrog
        tcg_out_goto_label(s, tcg_cond_to_arm_cond[args[4]], args[5]);
1600 811d4cf4 balrog
        break;
1601 f72a6cd7 Aurelien Jarno
    case INDEX_op_setcond_i32:
1602 023e77f8 Aurelien Jarno
        if (const_args[2]) {
1603 023e77f8 Aurelien Jarno
            int rot;
1604 023e77f8 Aurelien Jarno
            rot = encode_imm(args[2]);
1605 c8d80cef Aurelien Jarno
            tcg_out_dat_imm(s, COND_AL, ARITH_CMP, 0,
1606 c8d80cef Aurelien Jarno
                            args[1], rotl(args[2], rot) | (rot << 7));
1607 023e77f8 Aurelien Jarno
        } else {
1608 023e77f8 Aurelien Jarno
            tcg_out_dat_reg(s, COND_AL, ARITH_CMP, 0,
1609 023e77f8 Aurelien Jarno
                            args[1], args[2], SHIFT_IMM_LSL(0));
1610 023e77f8 Aurelien Jarno
        }
1611 f72a6cd7 Aurelien Jarno
        tcg_out_dat_imm(s, tcg_cond_to_arm_cond[args[3]],
1612 f72a6cd7 Aurelien Jarno
                        ARITH_MOV, args[0], 0, 1);
1613 f72a6cd7 Aurelien Jarno
        tcg_out_dat_imm(s, tcg_cond_to_arm_cond[tcg_invert_cond(args[3])],
1614 f72a6cd7 Aurelien Jarno
                        ARITH_MOV, args[0], 0, 0);
1615 f72a6cd7 Aurelien Jarno
        break;
1616 e0404769 Aurelien Jarno
    case INDEX_op_setcond2_i32:
1617 e0404769 Aurelien Jarno
        /* See brcond2_i32 comment */
1618 e0404769 Aurelien Jarno
        tcg_out_dat_reg(s, COND_AL, ARITH_CMP, 0,
1619 e0404769 Aurelien Jarno
                        args[2], args[4], SHIFT_IMM_LSL(0));
1620 e0404769 Aurelien Jarno
        tcg_out_dat_reg(s, COND_EQ, ARITH_CMP, 0,
1621 e0404769 Aurelien Jarno
                        args[1], args[3], SHIFT_IMM_LSL(0));
1622 e0404769 Aurelien Jarno
        tcg_out_dat_imm(s, tcg_cond_to_arm_cond[args[5]],
1623 e0404769 Aurelien Jarno
                        ARITH_MOV, args[0], 0, 1);
1624 e0404769 Aurelien Jarno
        tcg_out_dat_imm(s, tcg_cond_to_arm_cond[tcg_invert_cond(args[5])],
1625 e0404769 Aurelien Jarno
                        ARITH_MOV, args[0], 0, 0);
1626 b525f0a9 Andrzej Zaborowski
        break;
1627 811d4cf4 balrog
1628 811d4cf4 balrog
    case INDEX_op_qemu_ld8u:
1629 7e0d9562 Aurelien Jarno
        tcg_out_qemu_ld(s, args, 0);
1630 811d4cf4 balrog
        break;
1631 811d4cf4 balrog
    case INDEX_op_qemu_ld8s:
1632 7e0d9562 Aurelien Jarno
        tcg_out_qemu_ld(s, args, 0 | 4);
1633 811d4cf4 balrog
        break;
1634 811d4cf4 balrog
    case INDEX_op_qemu_ld16u:
1635 7e0d9562 Aurelien Jarno
        tcg_out_qemu_ld(s, args, 1);
1636 811d4cf4 balrog
        break;
1637 811d4cf4 balrog
    case INDEX_op_qemu_ld16s:
1638 7e0d9562 Aurelien Jarno
        tcg_out_qemu_ld(s, args, 1 | 4);
1639 811d4cf4 balrog
        break;
1640 86feb1c8 Richard Henderson
    case INDEX_op_qemu_ld32:
1641 7e0d9562 Aurelien Jarno
        tcg_out_qemu_ld(s, args, 2);
1642 811d4cf4 balrog
        break;
1643 811d4cf4 balrog
    case INDEX_op_qemu_ld64:
1644 7e0d9562 Aurelien Jarno
        tcg_out_qemu_ld(s, args, 3);
1645 811d4cf4 balrog
        break;
1646 650bbb36 balrog
1647 811d4cf4 balrog
    case INDEX_op_qemu_st8:
1648 7e0d9562 Aurelien Jarno
        tcg_out_qemu_st(s, args, 0);
1649 811d4cf4 balrog
        break;
1650 811d4cf4 balrog
    case INDEX_op_qemu_st16:
1651 7e0d9562 Aurelien Jarno
        tcg_out_qemu_st(s, args, 1);
1652 811d4cf4 balrog
        break;
1653 811d4cf4 balrog
    case INDEX_op_qemu_st32:
1654 7e0d9562 Aurelien Jarno
        tcg_out_qemu_st(s, args, 2);
1655 811d4cf4 balrog
        break;
1656 811d4cf4 balrog
    case INDEX_op_qemu_st64:
1657 7e0d9562 Aurelien Jarno
        tcg_out_qemu_st(s, args, 3);
1658 811d4cf4 balrog
        break;
1659 811d4cf4 balrog
1660 244b1e81 Aurelien Jarno
    case INDEX_op_bswap16_i32:
1661 244b1e81 Aurelien Jarno
        tcg_out_bswap16(s, COND_AL, args[0], args[1]);
1662 244b1e81 Aurelien Jarno
        break;
1663 244b1e81 Aurelien Jarno
    case INDEX_op_bswap32_i32:
1664 244b1e81 Aurelien Jarno
        tcg_out_bswap32(s, COND_AL, args[0], args[1]);
1665 244b1e81 Aurelien Jarno
        break;
1666 244b1e81 Aurelien Jarno
1667 811d4cf4 balrog
    case INDEX_op_ext8s_i32:
1668 9517094f Aurelien Jarno
        tcg_out_ext8s(s, COND_AL, args[0], args[1]);
1669 811d4cf4 balrog
        break;
1670 811d4cf4 balrog
    case INDEX_op_ext16s_i32:
1671 9517094f Aurelien Jarno
        tcg_out_ext16s(s, COND_AL, args[0], args[1]);
1672 9517094f Aurelien Jarno
        break;
1673 9517094f Aurelien Jarno
    case INDEX_op_ext16u_i32:
1674 9517094f Aurelien Jarno
        tcg_out_ext16u(s, COND_AL, args[0], args[1]);
1675 811d4cf4 balrog
        break;
1676 811d4cf4 balrog
1677 811d4cf4 balrog
    default:
1678 811d4cf4 balrog
        tcg_abort();
1679 811d4cf4 balrog
    }
1680 811d4cf4 balrog
}
1681 811d4cf4 balrog
1682 811d4cf4 balrog
static const TCGTargetOpDef arm_op_defs[] = {
1683 811d4cf4 balrog
    { INDEX_op_exit_tb, { } },
1684 811d4cf4 balrog
    { INDEX_op_goto_tb, { } },
1685 811d4cf4 balrog
    { INDEX_op_call, { "ri" } },
1686 811d4cf4 balrog
    { INDEX_op_jmp, { "ri" } },
1687 811d4cf4 balrog
    { INDEX_op_br, { } },
1688 811d4cf4 balrog
1689 811d4cf4 balrog
    { INDEX_op_mov_i32, { "r", "r" } },
1690 811d4cf4 balrog
    { INDEX_op_movi_i32, { "r" } },
1691 811d4cf4 balrog
1692 811d4cf4 balrog
    { INDEX_op_ld8u_i32, { "r", "r" } },
1693 811d4cf4 balrog
    { INDEX_op_ld8s_i32, { "r", "r" } },
1694 811d4cf4 balrog
    { INDEX_op_ld16u_i32, { "r", "r" } },
1695 811d4cf4 balrog
    { INDEX_op_ld16s_i32, { "r", "r" } },
1696 811d4cf4 balrog
    { INDEX_op_ld_i32, { "r", "r" } },
1697 811d4cf4 balrog
    { INDEX_op_st8_i32, { "r", "r" } },
1698 811d4cf4 balrog
    { INDEX_op_st16_i32, { "r", "r" } },
1699 811d4cf4 balrog
    { INDEX_op_st_i32, { "r", "r" } },
1700 811d4cf4 balrog
1701 811d4cf4 balrog
    /* TODO: "r", "r", "ri" */
1702 cb4e581f Laurent Desnogues
    { INDEX_op_add_i32, { "r", "r", "rI" } },
1703 cb4e581f Laurent Desnogues
    { INDEX_op_sub_i32, { "r", "r", "rI" } },
1704 811d4cf4 balrog
    { INDEX_op_mul_i32, { "r", "r", "r" } },
1705 811d4cf4 balrog
    { INDEX_op_mulu2_i32, { "r", "r", "r", "r" } },
1706 cb4e581f Laurent Desnogues
    { INDEX_op_and_i32, { "r", "r", "rI" } },
1707 932234f6 Aurelien Jarno
    { INDEX_op_andc_i32, { "r", "r", "rI" } },
1708 cb4e581f Laurent Desnogues
    { INDEX_op_or_i32, { "r", "r", "rI" } },
1709 cb4e581f Laurent Desnogues
    { INDEX_op_xor_i32, { "r", "r", "rI" } },
1710 650bbb36 balrog
    { INDEX_op_neg_i32, { "r", "r" } },
1711 f878d2d2 Laurent Desnogues
    { INDEX_op_not_i32, { "r", "r" } },
1712 811d4cf4 balrog
1713 811d4cf4 balrog
    { INDEX_op_shl_i32, { "r", "r", "ri" } },
1714 811d4cf4 balrog
    { INDEX_op_shr_i32, { "r", "r", "ri" } },
1715 811d4cf4 balrog
    { INDEX_op_sar_i32, { "r", "r", "ri" } },
1716 293579e5 Aurelien Jarno
    { INDEX_op_rotl_i32, { "r", "r", "ri" } },
1717 293579e5 Aurelien Jarno
    { INDEX_op_rotr_i32, { "r", "r", "ri" } },
1718 811d4cf4 balrog
1719 023e77f8 Aurelien Jarno
    { INDEX_op_brcond_i32, { "r", "rI" } },
1720 023e77f8 Aurelien Jarno
    { INDEX_op_setcond_i32, { "r", "r", "rI" } },
1721 811d4cf4 balrog
1722 811d4cf4 balrog
    /* TODO: "r", "r", "r", "r", "ri", "ri" */
1723 811d4cf4 balrog
    { INDEX_op_add2_i32, { "r", "r", "r", "r", "r", "r" } },
1724 811d4cf4 balrog
    { INDEX_op_sub2_i32, { "r", "r", "r", "r", "r", "r" } },
1725 811d4cf4 balrog
    { INDEX_op_brcond2_i32, { "r", "r", "r", "r" } },
1726 e0404769 Aurelien Jarno
    { INDEX_op_setcond2_i32, { "r", "r", "r", "r", "r" } },
1727 811d4cf4 balrog
1728 26c5d372 Aurelien Jarno
#if TARGET_LONG_BITS == 32
1729 67dcab73 Aurelien Jarno
    { INDEX_op_qemu_ld8u, { "r", "l" } },
1730 67dcab73 Aurelien Jarno
    { INDEX_op_qemu_ld8s, { "r", "l" } },
1731 67dcab73 Aurelien Jarno
    { INDEX_op_qemu_ld16u, { "r", "l" } },
1732 67dcab73 Aurelien Jarno
    { INDEX_op_qemu_ld16s, { "r", "l" } },
1733 67dcab73 Aurelien Jarno
    { INDEX_op_qemu_ld32, { "r", "l" } },
1734 67dcab73 Aurelien Jarno
    { INDEX_op_qemu_ld64, { "L", "L", "l" } },
1735 67dcab73 Aurelien Jarno
1736 67dcab73 Aurelien Jarno
    { INDEX_op_qemu_st8, { "s", "s" } },
1737 67dcab73 Aurelien Jarno
    { INDEX_op_qemu_st16, { "s", "s" } },
1738 67dcab73 Aurelien Jarno
    { INDEX_op_qemu_st32, { "s", "s" } },
1739 bf5675ef Aurelien Jarno
    { INDEX_op_qemu_st64, { "S", "S", "s" } },
1740 26c5d372 Aurelien Jarno
#else
1741 67dcab73 Aurelien Jarno
    { INDEX_op_qemu_ld8u, { "r", "l", "l" } },
1742 67dcab73 Aurelien Jarno
    { INDEX_op_qemu_ld8s, { "r", "l", "l" } },
1743 67dcab73 Aurelien Jarno
    { INDEX_op_qemu_ld16u, { "r", "l", "l" } },
1744 67dcab73 Aurelien Jarno
    { INDEX_op_qemu_ld16s, { "r", "l", "l" } },
1745 67dcab73 Aurelien Jarno
    { INDEX_op_qemu_ld32, { "r", "l", "l" } },
1746 67dcab73 Aurelien Jarno
    { INDEX_op_qemu_ld64, { "L", "L", "l", "l" } },
1747 67dcab73 Aurelien Jarno
1748 67dcab73 Aurelien Jarno
    { INDEX_op_qemu_st8, { "s", "s", "s" } },
1749 67dcab73 Aurelien Jarno
    { INDEX_op_qemu_st16, { "s", "s", "s" } },
1750 67dcab73 Aurelien Jarno
    { INDEX_op_qemu_st32, { "s", "s", "s" } },
1751 bf5675ef Aurelien Jarno
    { INDEX_op_qemu_st64, { "S", "S", "s", "s" } },
1752 26c5d372 Aurelien Jarno
#endif
1753 811d4cf4 balrog
1754 244b1e81 Aurelien Jarno
    { INDEX_op_bswap16_i32, { "r", "r" } },
1755 244b1e81 Aurelien Jarno
    { INDEX_op_bswap32_i32, { "r", "r" } },
1756 244b1e81 Aurelien Jarno
1757 811d4cf4 balrog
    { INDEX_op_ext8s_i32, { "r", "r" } },
1758 811d4cf4 balrog
    { INDEX_op_ext16s_i32, { "r", "r" } },
1759 9517094f Aurelien Jarno
    { INDEX_op_ext16u_i32, { "r", "r" } },
1760 811d4cf4 balrog
1761 811d4cf4 balrog
    { -1 },
1762 811d4cf4 balrog
};
1763 811d4cf4 balrog
1764 e4d58b41 Richard Henderson
static void tcg_target_init(TCGContext *s)
1765 811d4cf4 balrog
{
1766 20cb400d Paul Brook
#if !defined(CONFIG_USER_ONLY)
1767 811d4cf4 balrog
    /* fail safe */
1768 811d4cf4 balrog
    if ((1 << CPU_TLB_ENTRY_BITS) != sizeof(CPUTLBEntry))
1769 811d4cf4 balrog
        tcg_abort();
1770 20cb400d Paul Brook
#endif
1771 811d4cf4 balrog
1772 e4a7d5e8 Aurelien Jarno
    tcg_regset_set32(tcg_target_available_regs[TCG_TYPE_I32], 0, 0xffff);
1773 811d4cf4 balrog
    tcg_regset_set32(tcg_target_call_clobber_regs, 0,
1774 e4a7d5e8 Aurelien Jarno
                     (1 << TCG_REG_R0) |
1775 e4a7d5e8 Aurelien Jarno
                     (1 << TCG_REG_R1) |
1776 e4a7d5e8 Aurelien Jarno
                     (1 << TCG_REG_R2) |
1777 e4a7d5e8 Aurelien Jarno
                     (1 << TCG_REG_R3) |
1778 e4a7d5e8 Aurelien Jarno
                     (1 << TCG_REG_R12) |
1779 e4a7d5e8 Aurelien Jarno
                     (1 << TCG_REG_R14));
1780 811d4cf4 balrog
1781 811d4cf4 balrog
    tcg_regset_clear(s->reserved_regs);
1782 811d4cf4 balrog
    tcg_regset_set_reg(s->reserved_regs, TCG_REG_CALL_STACK);
1783 811d4cf4 balrog
    tcg_regset_set_reg(s->reserved_regs, TCG_REG_R8);
1784 e4a7d5e8 Aurelien Jarno
    tcg_regset_set_reg(s->reserved_regs, TCG_REG_PC);
1785 811d4cf4 balrog
1786 811d4cf4 balrog
    tcg_add_target_add_op_defs(arm_op_defs);
1787 811d4cf4 balrog
}
1788 811d4cf4 balrog
1789 811d4cf4 balrog
static inline void tcg_out_ld(TCGContext *s, TCGType type, int arg,
1790 811d4cf4 balrog
                int arg1, tcg_target_long arg2)
1791 811d4cf4 balrog
{
1792 811d4cf4 balrog
    tcg_out_ld32u(s, COND_AL, arg, arg1, arg2);
1793 811d4cf4 balrog
}
1794 811d4cf4 balrog
1795 811d4cf4 balrog
static inline void tcg_out_st(TCGContext *s, TCGType type, int arg,
1796 811d4cf4 balrog
                int arg1, tcg_target_long arg2)
1797 811d4cf4 balrog
{
1798 811d4cf4 balrog
    tcg_out_st32(s, COND_AL, arg, arg1, arg2);
1799 811d4cf4 balrog
}
1800 811d4cf4 balrog
1801 2d69f359 Paul Brook
static void tcg_out_addi(TCGContext *s, int reg, tcg_target_long val)
1802 811d4cf4 balrog
{
1803 811d4cf4 balrog
    if (val > 0)
1804 811d4cf4 balrog
        if (val < 0x100)
1805 811d4cf4 balrog
            tcg_out_dat_imm(s, COND_AL, ARITH_ADD, reg, reg, val);
1806 811d4cf4 balrog
        else
1807 811d4cf4 balrog
            tcg_abort();
1808 811d4cf4 balrog
    else if (val < 0) {
1809 811d4cf4 balrog
        if (val > -0x100)
1810 811d4cf4 balrog
            tcg_out_dat_imm(s, COND_AL, ARITH_SUB, reg, reg, -val);
1811 811d4cf4 balrog
        else
1812 811d4cf4 balrog
            tcg_abort();
1813 811d4cf4 balrog
    }
1814 811d4cf4 balrog
}
1815 811d4cf4 balrog
1816 3b6dac34 Richard Henderson
static inline void tcg_out_mov(TCGContext *s, TCGType type, int ret, int arg)
1817 811d4cf4 balrog
{
1818 811d4cf4 balrog
    tcg_out_dat_reg(s, COND_AL, ARITH_MOV, ret, 0, arg, SHIFT_IMM_LSL(0));
1819 811d4cf4 balrog
}
1820 811d4cf4 balrog
1821 811d4cf4 balrog
static inline void tcg_out_movi(TCGContext *s, TCGType type,
1822 811d4cf4 balrog
                int ret, tcg_target_long arg)
1823 811d4cf4 balrog
{
1824 811d4cf4 balrog
    tcg_out_movi32(s, COND_AL, ret, arg);
1825 811d4cf4 balrog
}
1826 811d4cf4 balrog
1827 e4d58b41 Richard Henderson
static void tcg_target_qemu_prologue(TCGContext *s)
1828 811d4cf4 balrog
{
1829 9e97d8e9 Aurelien Jarno
    /* There is no need to save r7, it is used to store the address
1830 9e97d8e9 Aurelien Jarno
       of the env structure and is not modified by GCC. */
1831 4e17eae9 Aurelien Jarno
1832 9e97d8e9 Aurelien Jarno
    /* stmdb sp!, { r4 - r6, r8 - r11, lr } */
1833 9e97d8e9 Aurelien Jarno
    tcg_out32(s, (COND_AL << 28) | 0x092d4f70);
1834 811d4cf4 balrog
1835 811d4cf4 balrog
    tcg_out_bx(s, COND_AL, TCG_REG_R0);
1836 811d4cf4 balrog
    tb_ret_addr = s->code_ptr;
1837 811d4cf4 balrog
1838 9e97d8e9 Aurelien Jarno
    /* ldmia sp!, { r4 - r6, r8 - r11, pc } */
1839 9e97d8e9 Aurelien Jarno
    tcg_out32(s, (COND_AL << 28) | 0x08bd8f70);
1840 811d4cf4 balrog
}