Revision 14a10fc3 target-openrisc/cpu.c

b/target-openrisc/cpu.c
66 66

  
67 67
static void openrisc_cpu_realizefn(DeviceState *dev, Error **errp)
68 68
{
69
    OpenRISCCPU *cpu = OPENRISC_CPU(dev);
69
    CPUState *cs = CPU(dev);
70 70
    OpenRISCCPUClass *occ = OPENRISC_CPU_GET_CLASS(dev);
71 71

  
72
    cpu_reset(CPU(cpu));
72
    qemu_init_vcpu(cs);
73
    cpu_reset(cs);
73 74

  
74 75
    occ->parent_realize(dev, errp);
75 76
}

Also available in: Unified diff