root / target-lm32 / cpu.c @ 14a10fc3
History | View | Annotate | Download (2.9 kB)
1 |
/*
|
---|---|
2 |
* QEMU LatticeMico32 CPU
|
3 |
*
|
4 |
* Copyright (c) 2012 SUSE LINUX Products GmbH
|
5 |
*
|
6 |
* This library is free software; you can redistribute it and/or
|
7 |
* modify it under the terms of the GNU Lesser General Public
|
8 |
* License as published by the Free Software Foundation; either
|
9 |
* version 2.1 of the License, or (at your option) any later version.
|
10 |
*
|
11 |
* This library is distributed in the hope that it will be useful,
|
12 |
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
13 |
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
14 |
* Lesser General Public License for more details.
|
15 |
*
|
16 |
* You should have received a copy of the GNU Lesser General Public
|
17 |
* License along with this library; if not, see
|
18 |
* <http://www.gnu.org/licenses/lgpl-2.1.html>
|
19 |
*/
|
20 |
|
21 |
#include "cpu.h" |
22 |
#include "qemu-common.h" |
23 |
|
24 |
|
25 |
static void lm32_cpu_set_pc(CPUState *cs, vaddr value) |
26 |
{ |
27 |
LM32CPU *cpu = LM32_CPU(cs); |
28 |
|
29 |
cpu->env.pc = value; |
30 |
} |
31 |
|
32 |
/* CPUClass::reset() */
|
33 |
static void lm32_cpu_reset(CPUState *s) |
34 |
{ |
35 |
LM32CPU *cpu = LM32_CPU(s); |
36 |
LM32CPUClass *lcc = LM32_CPU_GET_CLASS(cpu); |
37 |
CPULM32State *env = &cpu->env; |
38 |
|
39 |
lcc->parent_reset(s); |
40 |
|
41 |
/* reset cpu state */
|
42 |
memset(env, 0, offsetof(CPULM32State, breakpoints));
|
43 |
|
44 |
tlb_flush(env, 1);
|
45 |
} |
46 |
|
47 |
static void lm32_cpu_realizefn(DeviceState *dev, Error **errp) |
48 |
{ |
49 |
CPUState *cs = CPU(dev); |
50 |
LM32CPUClass *lcc = LM32_CPU_GET_CLASS(dev); |
51 |
|
52 |
cpu_reset(cs); |
53 |
|
54 |
qemu_init_vcpu(cs); |
55 |
|
56 |
lcc->parent_realize(dev, errp); |
57 |
} |
58 |
|
59 |
static void lm32_cpu_initfn(Object *obj) |
60 |
{ |
61 |
CPUState *cs = CPU(obj); |
62 |
LM32CPU *cpu = LM32_CPU(obj); |
63 |
CPULM32State *env = &cpu->env; |
64 |
static bool tcg_initialized; |
65 |
|
66 |
cs->env_ptr = env; |
67 |
cpu_exec_init(env); |
68 |
|
69 |
env->flags = 0;
|
70 |
|
71 |
if (tcg_enabled() && !tcg_initialized) {
|
72 |
tcg_initialized = true;
|
73 |
lm32_translate_init(); |
74 |
} |
75 |
} |
76 |
|
77 |
static void lm32_cpu_class_init(ObjectClass *oc, void *data) |
78 |
{ |
79 |
LM32CPUClass *lcc = LM32_CPU_CLASS(oc); |
80 |
CPUClass *cc = CPU_CLASS(oc); |
81 |
DeviceClass *dc = DEVICE_CLASS(oc); |
82 |
|
83 |
lcc->parent_realize = dc->realize; |
84 |
dc->realize = lm32_cpu_realizefn; |
85 |
|
86 |
lcc->parent_reset = cc->reset; |
87 |
cc->reset = lm32_cpu_reset; |
88 |
|
89 |
cc->do_interrupt = lm32_cpu_do_interrupt; |
90 |
cc->dump_state = lm32_cpu_dump_state; |
91 |
cc->set_pc = lm32_cpu_set_pc; |
92 |
cc->gdb_read_register = lm32_cpu_gdb_read_register; |
93 |
cc->gdb_write_register = lm32_cpu_gdb_write_register; |
94 |
#ifndef CONFIG_USER_ONLY
|
95 |
cc->get_phys_page_debug = lm32_cpu_get_phys_page_debug; |
96 |
cc->vmsd = &vmstate_lm32_cpu; |
97 |
#endif
|
98 |
cc->gdb_num_core_regs = 32 + 7; |
99 |
} |
100 |
|
101 |
static const TypeInfo lm32_cpu_type_info = { |
102 |
.name = TYPE_LM32_CPU, |
103 |
.parent = TYPE_CPU, |
104 |
.instance_size = sizeof(LM32CPU),
|
105 |
.instance_init = lm32_cpu_initfn, |
106 |
.abstract = false,
|
107 |
.class_size = sizeof(LM32CPUClass),
|
108 |
.class_init = lm32_cpu_class_init, |
109 |
}; |
110 |
|
111 |
static void lm32_cpu_register_types(void) |
112 |
{ |
113 |
type_register_static(&lm32_cpu_type_info); |
114 |
} |
115 |
|
116 |
type_init(lm32_cpu_register_types) |