Statistics
| Branch: | Revision:

root / target-openrisc @ 14a10fc3

Name Size
Makefile.objs 221 Bytes
cpu.c 7 kB
cpu.h 11.8 kB
exception.c 937 Bytes
exception.h 970 Bytes
exception_helper.c 981 Bytes
fpu_helper.c 14.5 kB
gdbstub.c 2.1 kB
helper.h 2.1 kB
int_helper.c 2.1 kB
interrupt.c 2.4 kB
interrupt_helper.c 1.8 kB
machine.c 1.7 kB
mmu.c 6.7 kB
mmu_helper.c 1.5 kB
sys_helper.c 8.4 kB
translate.c 55.3 kB

Latest revisions

# Date Author Comment
14a10fc3 07/29/2013 04:29 pm Andreas Färber

cpu: Partially revert "cpu: Change qemu_init_vcpu() argument to CPUState"

Commit c643bed99 moved qemu_init_vcpu() calls to common CPUState code.
This causes x86 cpu-add to fail with "KVM: setting VAPIC address failed".

The reason for the failure is that CPUClass::kvm_fd is not yet...

986a2998 07/27/2013 01:04 am Andreas Färber

gdbstub: Replace GET_REG*() macros with gdb_get_reg*() functions

This avoids polluting the global namespace with a non-prefixed macro and
makes it obvious in the call sites that we return.

Semi-automatic conversion using, e.g.,
sed i 's/GET_REGL(/return gdb_get_regl(mem_buf, /g' target*/gdbstub.c...

5b50e790 07/27/2013 01:04 am Andreas Färber

cpu: Introduce CPUClass::gdb_{read,write}_register()

Completes migration of target-specific code to new target-*/gdbstub.c.

Acked-by: Michael Walle <> (for lm32)
Acked-by: Max Filippov <> (for xtensa)
Signed-off-by: Andreas Färber <>

30028739 07/27/2013 01:04 am Andreas Färber

target-openrisc: Move cpu_gdb_{read,write}_register()

Reviewed-by: Jia Liu <>
Signed-off-by: Andreas Färber <>

a0e372f0 07/27/2013 12:23 am Andreas Färber

cpu: Introduce CPUState::gdb_num_regs and CPUClass::gdb_num_core_regs

CPUState::gdb_num_regs replaces num_g_regs.
CPUClass::gdb_num_core_regs replaces NUM_CORE_REGS.

Allows building gdb_register_coprocessor() for xtensa, too.

As a side effect this should fix coprocessor register numbering for SMP....

b142d793 07/26/2013 09:04 pm Anthony Liguori

Merge remote-tracking branch 'jliu/or32' into staging

  1. By Jia Liu
  2. Via Jia Liu
    • jliu/or32:
      target-openrisc: Free typename in openrisc_cpu_class_by_name
      hw/openrisc: Use stderr output instead of qemu_log
      hw/openrisc: Indent typo

Message-id: ...

9b146e9a 07/23/2013 01:32 pm Jia Liu

target-openrisc: Free typename in openrisc_cpu_class_by_name

We should free typename here.

Signed-off-by: Jia Liu <>
Reviewed-by: Andreas Färber <>

00b941e5 07/23/2013 03:41 am Andreas Färber

cpu: Turn cpu_get_phys_page_debug() into a CPUClass hook

Change breakpoint_invalidate() argument to CPUState alongside.

Since all targets now assign a softmmu-only field, we can drop helpers
cpu_class_set_{do_unassigned_access,vmsd}() and device_class_set_vmsd()....

bdf7ae5b 07/23/2013 03:41 am Andreas Färber

cpu: Introduce CPUClass::synchronize_from_tb() for cpu_pc_from_tb()

Where no extra implementation is needed, fall back to CPUClass::set_pc().

Acked-by: Michael Walle <> (for lm32)
Signed-off-by: Andreas Färber <>

ed2803da 07/23/2013 03:41 am Andreas Färber

cpu: Move singlestep_enabled field from CPU_COMMON to CPUState

Prepares for changing cpu_single_step() argument to CPUState.

Acked-by: Michael Walle <> (for lm32)
Signed-off-by: Andreas Färber <>

View revisions

Also available in: Atom