Revision 17044c06 target-mips/translate_init.c
b/target-mips/translate_init.c | ||
---|---|---|
77 | 77 |
/* MIPS CPU definitions */ |
78 | 78 |
static mips_def_t mips_defs[] = |
79 | 79 |
{ |
80 |
#ifndef TARGET_MIPS64 |
|
81 | 80 |
{ |
82 | 81 |
.name = "4Kc", |
83 | 82 |
.CP0_PRid = 0x00018000, |
... | ... | |
135 | 134 |
.CP1_fcr0 = (1 << FCR0_F64) | (1 << FCR0_L) | (1 << FCR0_W) | |
136 | 135 |
(1 << FCR0_D) | (1 << FCR0_S) | (0x93 << FCR0_PRID), |
137 | 136 |
}, |
138 |
#else
|
|
137 |
#ifdef TARGET_MIPS64
|
|
139 | 138 |
{ |
140 | 139 |
.name = "R4000", |
141 | 140 |
.CP0_PRid = 0x00000400, |
Also available in: Unified diff