root / target-lm32 / helper.c @ 17c0fa3d
History | View | Annotate | Download (6.6 kB)
1 |
/*
|
---|---|
2 |
* LatticeMico32 helper routines.
|
3 |
*
|
4 |
* Copyright (c) 2010 Michael Walle <michael@walle.cc>
|
5 |
*
|
6 |
* This library is free software; you can redistribute it and/or
|
7 |
* modify it under the terms of the GNU Lesser General Public
|
8 |
* License as published by the Free Software Foundation; either
|
9 |
* version 2 of the License, or (at your option) any later version.
|
10 |
*
|
11 |
* This library is distributed in the hope that it will be useful,
|
12 |
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
13 |
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
14 |
* Lesser General Public License for more details.
|
15 |
*
|
16 |
* You should have received a copy of the GNU Lesser General Public
|
17 |
* License along with this library; if not, see <http://www.gnu.org/licenses/>.
|
18 |
*/
|
19 |
|
20 |
#include <stdio.h> |
21 |
#include <string.h> |
22 |
#include <assert.h> |
23 |
|
24 |
#include "config.h" |
25 |
#include "cpu.h" |
26 |
#include "exec-all.h" |
27 |
#include "host-utils.h" |
28 |
|
29 |
int cpu_lm32_handle_mmu_fault(CPUState *env, target_ulong address, int rw, |
30 |
int mmu_idx, int is_softmmu) |
31 |
{ |
32 |
int prot;
|
33 |
|
34 |
address &= TARGET_PAGE_MASK; |
35 |
prot = PAGE_BITS; |
36 |
if (env->flags & LM32_FLAG_IGNORE_MSB) {
|
37 |
tlb_set_page(env, address, address & 0x7fffffff, prot, mmu_idx,
|
38 |
TARGET_PAGE_SIZE); |
39 |
} else {
|
40 |
tlb_set_page(env, address, address, prot, mmu_idx, TARGET_PAGE_SIZE); |
41 |
} |
42 |
|
43 |
return 0; |
44 |
} |
45 |
|
46 |
target_phys_addr_t cpu_get_phys_page_debug(CPUState *env, target_ulong addr) |
47 |
{ |
48 |
return addr & TARGET_PAGE_MASK;
|
49 |
} |
50 |
|
51 |
void do_interrupt(CPUState *env)
|
52 |
{ |
53 |
qemu_log_mask(CPU_LOG_INT, |
54 |
"exception at pc=%x type=%x\n", env->pc, env->exception_index);
|
55 |
|
56 |
switch (env->exception_index) {
|
57 |
case EXCP_INSN_BUS_ERROR:
|
58 |
case EXCP_DATA_BUS_ERROR:
|
59 |
case EXCP_DIVIDE_BY_ZERO:
|
60 |
case EXCP_IRQ:
|
61 |
case EXCP_SYSTEMCALL:
|
62 |
/* non-debug exceptions */
|
63 |
env->regs[R_EA] = env->pc; |
64 |
env->ie |= (env->ie & IE_IE) ? IE_EIE : 0;
|
65 |
env->ie &= ~IE_IE; |
66 |
if (env->dc & DC_RE) {
|
67 |
env->pc = env->deba + (env->exception_index * 32);
|
68 |
} else {
|
69 |
env->pc = env->eba + (env->exception_index * 32);
|
70 |
} |
71 |
log_cpu_state_mask(CPU_LOG_INT, env, 0);
|
72 |
break;
|
73 |
case EXCP_BREAKPOINT:
|
74 |
case EXCP_WATCHPOINT:
|
75 |
/* debug exceptions */
|
76 |
env->regs[R_BA] = env->pc; |
77 |
env->ie |= (env->ie & IE_IE) ? IE_BIE : 0;
|
78 |
env->ie &= ~IE_IE; |
79 |
if (env->dc & DC_RE) {
|
80 |
env->pc = env->deba + (env->exception_index * 32);
|
81 |
} else {
|
82 |
env->pc = env->eba + (env->exception_index * 32);
|
83 |
} |
84 |
log_cpu_state_mask(CPU_LOG_INT, env, 0);
|
85 |
break;
|
86 |
default:
|
87 |
cpu_abort(env, "unhandled exception type=%d\n",
|
88 |
env->exception_index); |
89 |
break;
|
90 |
} |
91 |
} |
92 |
|
93 |
typedef struct { |
94 |
const char *name; |
95 |
uint32_t revision; |
96 |
uint8_t num_interrupts; |
97 |
uint8_t num_breakpoints; |
98 |
uint8_t num_watchpoints; |
99 |
uint32_t features; |
100 |
} LM32Def; |
101 |
|
102 |
static const LM32Def lm32_defs[] = { |
103 |
{ |
104 |
.name = "lm32-basic",
|
105 |
.revision = 3,
|
106 |
.num_interrupts = 32,
|
107 |
.num_breakpoints = 4,
|
108 |
.num_watchpoints = 4,
|
109 |
.features = (LM32_FEATURE_SHIFT |
110 |
| LM32_FEATURE_SIGN_EXTEND |
111 |
| LM32_FEATURE_CYCLE_COUNT), |
112 |
}, |
113 |
{ |
114 |
.name = "lm32-standard",
|
115 |
.revision = 3,
|
116 |
.num_interrupts = 32,
|
117 |
.num_breakpoints = 4,
|
118 |
.num_watchpoints = 4,
|
119 |
.features = (LM32_FEATURE_MULTIPLY |
120 |
| LM32_FEATURE_DIVIDE |
121 |
| LM32_FEATURE_SHIFT |
122 |
| LM32_FEATURE_SIGN_EXTEND |
123 |
| LM32_FEATURE_I_CACHE |
124 |
| LM32_FEATURE_CYCLE_COUNT), |
125 |
}, |
126 |
{ |
127 |
.name = "lm32-full",
|
128 |
.revision = 3,
|
129 |
.num_interrupts = 32,
|
130 |
.num_breakpoints = 4,
|
131 |
.num_watchpoints = 4,
|
132 |
.features = (LM32_FEATURE_MULTIPLY |
133 |
| LM32_FEATURE_DIVIDE |
134 |
| LM32_FEATURE_SHIFT |
135 |
| LM32_FEATURE_SIGN_EXTEND |
136 |
| LM32_FEATURE_I_CACHE |
137 |
| LM32_FEATURE_D_CACHE |
138 |
| LM32_FEATURE_CYCLE_COUNT), |
139 |
} |
140 |
}; |
141 |
|
142 |
void cpu_lm32_list(FILE *f, fprintf_function cpu_fprintf)
|
143 |
{ |
144 |
int i;
|
145 |
|
146 |
cpu_fprintf(f, "Available CPUs:\n");
|
147 |
for (i = 0; i < ARRAY_SIZE(lm32_defs); i++) { |
148 |
cpu_fprintf(f, " %s\n", lm32_defs[i].name);
|
149 |
} |
150 |
} |
151 |
|
152 |
static const LM32Def *cpu_lm32_find_by_name(const char *name) |
153 |
{ |
154 |
int i;
|
155 |
|
156 |
for (i = 0; i < ARRAY_SIZE(lm32_defs); i++) { |
157 |
if (strcasecmp(name, lm32_defs[i].name) == 0) { |
158 |
return &lm32_defs[i];
|
159 |
} |
160 |
} |
161 |
|
162 |
return NULL; |
163 |
} |
164 |
|
165 |
static uint32_t cfg_by_def(const LM32Def *def) |
166 |
{ |
167 |
uint32_t cfg = 0;
|
168 |
|
169 |
if (def->features & LM32_FEATURE_MULTIPLY) {
|
170 |
cfg |= CFG_M; |
171 |
} |
172 |
|
173 |
if (def->features & LM32_FEATURE_DIVIDE) {
|
174 |
cfg |= CFG_D; |
175 |
} |
176 |
|
177 |
if (def->features & LM32_FEATURE_SHIFT) {
|
178 |
cfg |= CFG_S; |
179 |
} |
180 |
|
181 |
if (def->features & LM32_FEATURE_SIGN_EXTEND) {
|
182 |
cfg |= CFG_X; |
183 |
} |
184 |
|
185 |
if (def->features & LM32_FEATURE_I_CACHE) {
|
186 |
cfg |= CFG_IC; |
187 |
} |
188 |
|
189 |
if (def->features & LM32_FEATURE_D_CACHE) {
|
190 |
cfg |= CFG_DC; |
191 |
} |
192 |
|
193 |
if (def->features & LM32_FEATURE_CYCLE_COUNT) {
|
194 |
cfg |= CFG_CC; |
195 |
} |
196 |
|
197 |
cfg |= (def->num_interrupts << CFG_INT_SHIFT); |
198 |
cfg |= (def->num_breakpoints << CFG_BP_SHIFT); |
199 |
cfg |= (def->num_watchpoints << CFG_WP_SHIFT); |
200 |
cfg |= (def->revision << CFG_REV_SHIFT); |
201 |
|
202 |
return cfg;
|
203 |
} |
204 |
|
205 |
CPUState *cpu_lm32_init(const char *cpu_model) |
206 |
{ |
207 |
CPUState *env; |
208 |
const LM32Def *def;
|
209 |
static int tcg_initialized; |
210 |
|
211 |
def = cpu_lm32_find_by_name(cpu_model); |
212 |
if (!def) {
|
213 |
return NULL; |
214 |
} |
215 |
|
216 |
env = qemu_mallocz(sizeof(CPUState));
|
217 |
|
218 |
env->features = def->features; |
219 |
env->num_bps = def->num_breakpoints; |
220 |
env->num_wps = def->num_watchpoints; |
221 |
env->cfg = cfg_by_def(def); |
222 |
env->flags = 0;
|
223 |
|
224 |
cpu_exec_init(env); |
225 |
cpu_reset(env); |
226 |
|
227 |
if (!tcg_initialized) {
|
228 |
tcg_initialized = 1;
|
229 |
lm32_translate_init(); |
230 |
} |
231 |
|
232 |
return env;
|
233 |
} |
234 |
|
235 |
/* Some soc ignores the MSB on the address bus. Thus creating a shadow memory
|
236 |
* area. As a general rule, 0x00000000-0x7fffffff is cached, whereas
|
237 |
* 0x80000000-0xffffffff is not cached and used to access IO devices. */
|
238 |
void cpu_lm32_set_phys_msb_ignore(CPUState *env, int value) |
239 |
{ |
240 |
if (value) {
|
241 |
env->flags |= LM32_FLAG_IGNORE_MSB; |
242 |
} else {
|
243 |
env->flags &= ~LM32_FLAG_IGNORE_MSB; |
244 |
} |
245 |
} |
246 |
|
247 |
void cpu_reset(CPUState *env)
|
248 |
{ |
249 |
if (qemu_loglevel_mask(CPU_LOG_RESET)) {
|
250 |
qemu_log("CPU Reset (CPU %d)\n", env->cpu_index);
|
251 |
log_cpu_state(env, 0);
|
252 |
} |
253 |
|
254 |
tlb_flush(env, 1);
|
255 |
|
256 |
/* reset cpu state */
|
257 |
memset(env, 0, offsetof(CPULM32State, breakpoints));
|
258 |
} |
259 |
|