Statistics
| Branch: | Revision:

root / tcg / tcg-opc.h @ 1d2699ae

History | View | Annotate | Download (8.4 kB)

1 c896fe29 bellard
/*
2 c896fe29 bellard
 * Tiny Code Generator for QEMU
3 c896fe29 bellard
 *
4 c896fe29 bellard
 * Copyright (c) 2008 Fabrice Bellard
5 c896fe29 bellard
 *
6 c896fe29 bellard
 * Permission is hereby granted, free of charge, to any person obtaining a copy
7 c896fe29 bellard
 * of this software and associated documentation files (the "Software"), to deal
8 c896fe29 bellard
 * in the Software without restriction, including without limitation the rights
9 c896fe29 bellard
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
10 c896fe29 bellard
 * copies of the Software, and to permit persons to whom the Software is
11 c896fe29 bellard
 * furnished to do so, subject to the following conditions:
12 c896fe29 bellard
 *
13 c896fe29 bellard
 * The above copyright notice and this permission notice shall be included in
14 c896fe29 bellard
 * all copies or substantial portions of the Software.
15 c896fe29 bellard
 *
16 c896fe29 bellard
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 c896fe29 bellard
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 c896fe29 bellard
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 c896fe29 bellard
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 c896fe29 bellard
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
21 c896fe29 bellard
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
22 c896fe29 bellard
 * THE SOFTWARE.
23 c896fe29 bellard
 */
24 c896fe29 bellard
#ifndef DEF2
25 c896fe29 bellard
#define DEF2(name, oargs, iargs, cargs, flags) DEF(name, oargs + iargs + cargs, 0)
26 c896fe29 bellard
#endif
27 c896fe29 bellard
28 c896fe29 bellard
/* predefined ops */
29 c896fe29 bellard
DEF2(end, 0, 0, 0, 0) /* must be kept first */
30 c896fe29 bellard
DEF2(nop, 0, 0, 0, 0)
31 c896fe29 bellard
DEF2(nop1, 0, 0, 1, 0)
32 c896fe29 bellard
DEF2(nop2, 0, 0, 2, 0)
33 c896fe29 bellard
DEF2(nop3, 0, 0, 3, 0)
34 c896fe29 bellard
DEF2(nopn, 0, 0, 1, 0) /* variable number of parameters */
35 c896fe29 bellard
36 5ff9d6a4 bellard
DEF2(discard, 1, 0, 0, 0)
37 5ff9d6a4 bellard
38 c896fe29 bellard
DEF2(set_label, 0, 0, 1, 0)
39 5ff9d6a4 bellard
DEF2(call, 0, 1, 2, TCG_OPF_SIDE_EFFECTS) /* variable number of parameters */
40 5ff9d6a4 bellard
DEF2(jmp, 0, 1, 0, TCG_OPF_BB_END | TCG_OPF_SIDE_EFFECTS)
41 5ff9d6a4 bellard
DEF2(br, 0, 0, 1, TCG_OPF_BB_END | TCG_OPF_SIDE_EFFECTS)
42 c896fe29 bellard
43 c896fe29 bellard
DEF2(mov_i32, 1, 1, 0, 0)
44 c896fe29 bellard
DEF2(movi_i32, 1, 0, 1, 0)
45 be210acb Richard Henderson
DEF2(setcond_i32, 1, 2, 1, 0)
46 c896fe29 bellard
/* load/store */
47 c896fe29 bellard
DEF2(ld8u_i32, 1, 1, 1, 0)
48 c896fe29 bellard
DEF2(ld8s_i32, 1, 1, 1, 0)
49 c896fe29 bellard
DEF2(ld16u_i32, 1, 1, 1, 0)
50 c896fe29 bellard
DEF2(ld16s_i32, 1, 1, 1, 0)
51 c896fe29 bellard
DEF2(ld_i32, 1, 1, 1, 0)
52 5ff9d6a4 bellard
DEF2(st8_i32, 0, 2, 1, TCG_OPF_SIDE_EFFECTS)
53 5ff9d6a4 bellard
DEF2(st16_i32, 0, 2, 1, TCG_OPF_SIDE_EFFECTS)
54 5ff9d6a4 bellard
DEF2(st_i32, 0, 2, 1, TCG_OPF_SIDE_EFFECTS)
55 c896fe29 bellard
/* arith */
56 c896fe29 bellard
DEF2(add_i32, 1, 2, 0, 0)
57 c896fe29 bellard
DEF2(sub_i32, 1, 2, 0, 0)
58 c896fe29 bellard
DEF2(mul_i32, 1, 2, 0, 0)
59 c896fe29 bellard
#ifdef TCG_TARGET_HAS_div_i32
60 c896fe29 bellard
DEF2(div_i32, 1, 2, 0, 0)
61 c896fe29 bellard
DEF2(divu_i32, 1, 2, 0, 0)
62 c896fe29 bellard
DEF2(rem_i32, 1, 2, 0, 0)
63 c896fe29 bellard
DEF2(remu_i32, 1, 2, 0, 0)
64 c896fe29 bellard
#else
65 c896fe29 bellard
DEF2(div2_i32, 2, 3, 0, 0)
66 c896fe29 bellard
DEF2(divu2_i32, 2, 3, 0, 0)
67 c896fe29 bellard
#endif
68 c896fe29 bellard
DEF2(and_i32, 1, 2, 0, 0)
69 c896fe29 bellard
DEF2(or_i32, 1, 2, 0, 0)
70 c896fe29 bellard
DEF2(xor_i32, 1, 2, 0, 0)
71 d42f183c aurel32
/* shifts/rotates */
72 c896fe29 bellard
DEF2(shl_i32, 1, 2, 0, 0)
73 c896fe29 bellard
DEF2(shr_i32, 1, 2, 0, 0)
74 c896fe29 bellard
DEF2(sar_i32, 1, 2, 0, 0)
75 f31e9370 aurel32
#ifdef TCG_TARGET_HAS_rot_i32
76 d42f183c aurel32
DEF2(rotl_i32, 1, 2, 0, 0)
77 d42f183c aurel32
DEF2(rotr_i32, 1, 2, 0, 0)
78 f31e9370 aurel32
#endif
79 c896fe29 bellard
80 5ff9d6a4 bellard
DEF2(brcond_i32, 0, 2, 2, TCG_OPF_BB_END | TCG_OPF_SIDE_EFFECTS)
81 c896fe29 bellard
#if TCG_TARGET_REG_BITS == 32
82 c896fe29 bellard
DEF2(add2_i32, 2, 4, 0, 0)
83 c896fe29 bellard
DEF2(sub2_i32, 2, 4, 0, 0)
84 5ff9d6a4 bellard
DEF2(brcond2_i32, 0, 4, 2, TCG_OPF_BB_END | TCG_OPF_SIDE_EFFECTS)
85 c896fe29 bellard
DEF2(mulu2_i32, 2, 2, 0, 0)
86 be210acb Richard Henderson
DEF2(setcond2_i32, 1, 4, 1, 0)
87 c896fe29 bellard
#endif
88 c896fe29 bellard
#ifdef TCG_TARGET_HAS_ext8s_i32
89 c896fe29 bellard
DEF2(ext8s_i32, 1, 1, 0, 0)
90 c896fe29 bellard
#endif
91 c896fe29 bellard
#ifdef TCG_TARGET_HAS_ext16s_i32
92 c896fe29 bellard
DEF2(ext16s_i32, 1, 1, 0, 0)
93 c896fe29 bellard
#endif
94 cfc86988 Aurelien Jarno
#ifdef TCG_TARGET_HAS_ext8u_i32
95 cfc86988 Aurelien Jarno
DEF2(ext8u_i32, 1, 1, 0, 0)
96 cfc86988 Aurelien Jarno
#endif
97 cfc86988 Aurelien Jarno
#ifdef TCG_TARGET_HAS_ext16u_i32
98 cfc86988 Aurelien Jarno
DEF2(ext16u_i32, 1, 1, 0, 0)
99 cfc86988 Aurelien Jarno
#endif
100 84aafb06 aurel32
#ifdef TCG_TARGET_HAS_bswap16_i32
101 84aafb06 aurel32
DEF2(bswap16_i32, 1, 1, 0, 0)
102 84aafb06 aurel32
#endif
103 66896cb8 aurel32
#ifdef TCG_TARGET_HAS_bswap32_i32
104 66896cb8 aurel32
DEF2(bswap32_i32, 1, 1, 0, 0)
105 c896fe29 bellard
#endif
106 0dd0dd55 aurel32
#ifdef TCG_TARGET_HAS_not_i32
107 0dd0dd55 aurel32
DEF2(not_i32, 1, 1, 0, 0)
108 0dd0dd55 aurel32
#endif
109 0dd0dd55 aurel32
#ifdef TCG_TARGET_HAS_neg_i32
110 0dd0dd55 aurel32
DEF2(neg_i32, 1, 1, 0, 0)
111 0dd0dd55 aurel32
#endif
112 c896fe29 bellard
113 c896fe29 bellard
#if TCG_TARGET_REG_BITS == 64
114 c896fe29 bellard
DEF2(mov_i64, 1, 1, 0, 0)
115 c896fe29 bellard
DEF2(movi_i64, 1, 0, 1, 0)
116 be210acb Richard Henderson
DEF2(setcond_i64, 1, 2, 1, 0)
117 c896fe29 bellard
/* load/store */
118 c896fe29 bellard
DEF2(ld8u_i64, 1, 1, 1, 0)
119 c896fe29 bellard
DEF2(ld8s_i64, 1, 1, 1, 0)
120 c896fe29 bellard
DEF2(ld16u_i64, 1, 1, 1, 0)
121 c896fe29 bellard
DEF2(ld16s_i64, 1, 1, 1, 0)
122 c896fe29 bellard
DEF2(ld32u_i64, 1, 1, 1, 0)
123 c896fe29 bellard
DEF2(ld32s_i64, 1, 1, 1, 0)
124 c896fe29 bellard
DEF2(ld_i64, 1, 1, 1, 0)
125 5ff9d6a4 bellard
DEF2(st8_i64, 0, 2, 1, TCG_OPF_SIDE_EFFECTS)
126 5ff9d6a4 bellard
DEF2(st16_i64, 0, 2, 1, TCG_OPF_SIDE_EFFECTS)
127 5ff9d6a4 bellard
DEF2(st32_i64, 0, 2, 1, TCG_OPF_SIDE_EFFECTS)
128 5ff9d6a4 bellard
DEF2(st_i64, 0, 2, 1, TCG_OPF_SIDE_EFFECTS)
129 c896fe29 bellard
/* arith */
130 c896fe29 bellard
DEF2(add_i64, 1, 2, 0, 0)
131 c896fe29 bellard
DEF2(sub_i64, 1, 2, 0, 0)
132 c896fe29 bellard
DEF2(mul_i64, 1, 2, 0, 0)
133 c896fe29 bellard
#ifdef TCG_TARGET_HAS_div_i64
134 c896fe29 bellard
DEF2(div_i64, 1, 2, 0, 0)
135 c896fe29 bellard
DEF2(divu_i64, 1, 2, 0, 0)
136 c896fe29 bellard
DEF2(rem_i64, 1, 2, 0, 0)
137 c896fe29 bellard
DEF2(remu_i64, 1, 2, 0, 0)
138 c896fe29 bellard
#else
139 c896fe29 bellard
DEF2(div2_i64, 2, 3, 0, 0)
140 c896fe29 bellard
DEF2(divu2_i64, 2, 3, 0, 0)
141 c896fe29 bellard
#endif
142 c896fe29 bellard
DEF2(and_i64, 1, 2, 0, 0)
143 c896fe29 bellard
DEF2(or_i64, 1, 2, 0, 0)
144 c896fe29 bellard
DEF2(xor_i64, 1, 2, 0, 0)
145 d42f183c aurel32
/* shifts/rotates */
146 c896fe29 bellard
DEF2(shl_i64, 1, 2, 0, 0)
147 c896fe29 bellard
DEF2(shr_i64, 1, 2, 0, 0)
148 c896fe29 bellard
DEF2(sar_i64, 1, 2, 0, 0)
149 f31e9370 aurel32
#ifdef TCG_TARGET_HAS_rot_i64
150 d42f183c aurel32
DEF2(rotl_i64, 1, 2, 0, 0)
151 d42f183c aurel32
DEF2(rotr_i64, 1, 2, 0, 0)
152 f31e9370 aurel32
#endif
153 c896fe29 bellard
154 5ff9d6a4 bellard
DEF2(brcond_i64, 0, 2, 2, TCG_OPF_BB_END | TCG_OPF_SIDE_EFFECTS)
155 c896fe29 bellard
#ifdef TCG_TARGET_HAS_ext8s_i64
156 c896fe29 bellard
DEF2(ext8s_i64, 1, 1, 0, 0)
157 c896fe29 bellard
#endif
158 c896fe29 bellard
#ifdef TCG_TARGET_HAS_ext16s_i64
159 c896fe29 bellard
DEF2(ext16s_i64, 1, 1, 0, 0)
160 c896fe29 bellard
#endif
161 c896fe29 bellard
#ifdef TCG_TARGET_HAS_ext32s_i64
162 c896fe29 bellard
DEF2(ext32s_i64, 1, 1, 0, 0)
163 c896fe29 bellard
#endif
164 cfc86988 Aurelien Jarno
#ifdef TCG_TARGET_HAS_ext8u_i64
165 cfc86988 Aurelien Jarno
DEF2(ext8u_i64, 1, 1, 0, 0)
166 cfc86988 Aurelien Jarno
#endif
167 cfc86988 Aurelien Jarno
#ifdef TCG_TARGET_HAS_ext16u_i64
168 cfc86988 Aurelien Jarno
DEF2(ext16u_i64, 1, 1, 0, 0)
169 cfc86988 Aurelien Jarno
#endif
170 cfc86988 Aurelien Jarno
#ifdef TCG_TARGET_HAS_ext32u_i64
171 cfc86988 Aurelien Jarno
DEF2(ext32u_i64, 1, 1, 0, 0)
172 cfc86988 Aurelien Jarno
#endif
173 9a5c57fd aurel32
#ifdef TCG_TARGET_HAS_bswap16_i64
174 9a5c57fd aurel32
DEF2(bswap16_i64, 1, 1, 0, 0)
175 9a5c57fd aurel32
#endif
176 9a5c57fd aurel32
#ifdef TCG_TARGET_HAS_bswap32_i64
177 9a5c57fd aurel32
DEF2(bswap32_i64, 1, 1, 0, 0)
178 9a5c57fd aurel32
#endif
179 66896cb8 aurel32
#ifdef TCG_TARGET_HAS_bswap64_i64
180 66896cb8 aurel32
DEF2(bswap64_i64, 1, 1, 0, 0)
181 c896fe29 bellard
#endif
182 d2604285 aurel32
#ifdef TCG_TARGET_HAS_not_i64
183 d2604285 aurel32
DEF2(not_i64, 1, 1, 0, 0)
184 d2604285 aurel32
#endif
185 390efc54 pbrook
#ifdef TCG_TARGET_HAS_neg_i64
186 390efc54 pbrook
DEF2(neg_i64, 1, 1, 0, 0)
187 390efc54 pbrook
#endif
188 0dd0dd55 aurel32
#endif
189 c896fe29 bellard
190 c896fe29 bellard
/* QEMU specific */
191 7e4597d7 bellard
#if TARGET_LONG_BITS > TCG_TARGET_REG_BITS
192 7e4597d7 bellard
DEF2(debug_insn_start, 0, 0, 2, 0)
193 7e4597d7 bellard
#else
194 7e4597d7 bellard
DEF2(debug_insn_start, 0, 0, 1, 0)
195 7e4597d7 bellard
#endif
196 5ff9d6a4 bellard
DEF2(exit_tb, 0, 0, 1, TCG_OPF_BB_END | TCG_OPF_SIDE_EFFECTS)
197 5ff9d6a4 bellard
DEF2(goto_tb, 0, 0, 1, TCG_OPF_BB_END | TCG_OPF_SIDE_EFFECTS)
198 c896fe29 bellard
/* Note: even if TARGET_LONG_BITS is not defined, the INDEX_op
199 c896fe29 bellard
   constants must be defined */
200 c896fe29 bellard
#if TCG_TARGET_REG_BITS == 32
201 c896fe29 bellard
#if TARGET_LONG_BITS == 32
202 5ff9d6a4 bellard
DEF2(qemu_ld8u, 1, 1, 1, TCG_OPF_CALL_CLOBBER | TCG_OPF_SIDE_EFFECTS)
203 c896fe29 bellard
#else
204 5ff9d6a4 bellard
DEF2(qemu_ld8u, 1, 2, 1, TCG_OPF_CALL_CLOBBER | TCG_OPF_SIDE_EFFECTS)
205 c896fe29 bellard
#endif
206 c896fe29 bellard
#if TARGET_LONG_BITS == 32
207 5ff9d6a4 bellard
DEF2(qemu_ld8s, 1, 1, 1, TCG_OPF_CALL_CLOBBER | TCG_OPF_SIDE_EFFECTS)
208 c896fe29 bellard
#else
209 5ff9d6a4 bellard
DEF2(qemu_ld8s, 1, 2, 1, TCG_OPF_CALL_CLOBBER | TCG_OPF_SIDE_EFFECTS)
210 c896fe29 bellard
#endif
211 c896fe29 bellard
#if TARGET_LONG_BITS == 32
212 5ff9d6a4 bellard
DEF2(qemu_ld16u, 1, 1, 1, TCG_OPF_CALL_CLOBBER | TCG_OPF_SIDE_EFFECTS)
213 c896fe29 bellard
#else
214 5ff9d6a4 bellard
DEF2(qemu_ld16u, 1, 2, 1, TCG_OPF_CALL_CLOBBER | TCG_OPF_SIDE_EFFECTS)
215 c896fe29 bellard
#endif
216 c896fe29 bellard
#if TARGET_LONG_BITS == 32
217 5ff9d6a4 bellard
DEF2(qemu_ld16s, 1, 1, 1, TCG_OPF_CALL_CLOBBER | TCG_OPF_SIDE_EFFECTS)
218 c896fe29 bellard
#else
219 5ff9d6a4 bellard
DEF2(qemu_ld16s, 1, 2, 1, TCG_OPF_CALL_CLOBBER | TCG_OPF_SIDE_EFFECTS)
220 c896fe29 bellard
#endif
221 c896fe29 bellard
#if TARGET_LONG_BITS == 32
222 5ff9d6a4 bellard
DEF2(qemu_ld32u, 1, 1, 1, TCG_OPF_CALL_CLOBBER | TCG_OPF_SIDE_EFFECTS)
223 c896fe29 bellard
#else
224 5ff9d6a4 bellard
DEF2(qemu_ld32u, 1, 2, 1, TCG_OPF_CALL_CLOBBER | TCG_OPF_SIDE_EFFECTS)
225 c896fe29 bellard
#endif
226 c896fe29 bellard
#if TARGET_LONG_BITS == 32
227 5ff9d6a4 bellard
DEF2(qemu_ld32s, 1, 1, 1, TCG_OPF_CALL_CLOBBER | TCG_OPF_SIDE_EFFECTS)
228 c896fe29 bellard
#else
229 5ff9d6a4 bellard
DEF2(qemu_ld32s, 1, 2, 1, TCG_OPF_CALL_CLOBBER | TCG_OPF_SIDE_EFFECTS)
230 c896fe29 bellard
#endif
231 c896fe29 bellard
#if TARGET_LONG_BITS == 32
232 5ff9d6a4 bellard
DEF2(qemu_ld64, 2, 1, 1, TCG_OPF_CALL_CLOBBER | TCG_OPF_SIDE_EFFECTS)
233 c896fe29 bellard
#else
234 5ff9d6a4 bellard
DEF2(qemu_ld64, 2, 2, 1, TCG_OPF_CALL_CLOBBER | TCG_OPF_SIDE_EFFECTS)
235 c896fe29 bellard
#endif
236 c896fe29 bellard
237 c896fe29 bellard
#if TARGET_LONG_BITS == 32
238 5ff9d6a4 bellard
DEF2(qemu_st8, 0, 2, 1, TCG_OPF_CALL_CLOBBER | TCG_OPF_SIDE_EFFECTS)
239 c896fe29 bellard
#else
240 5ff9d6a4 bellard
DEF2(qemu_st8, 0, 3, 1, TCG_OPF_CALL_CLOBBER | TCG_OPF_SIDE_EFFECTS)
241 c896fe29 bellard
#endif
242 c896fe29 bellard
#if TARGET_LONG_BITS == 32
243 5ff9d6a4 bellard
DEF2(qemu_st16, 0, 2, 1, TCG_OPF_CALL_CLOBBER | TCG_OPF_SIDE_EFFECTS)
244 c896fe29 bellard
#else
245 5ff9d6a4 bellard
DEF2(qemu_st16, 0, 3, 1, TCG_OPF_CALL_CLOBBER | TCG_OPF_SIDE_EFFECTS)
246 c896fe29 bellard
#endif
247 c896fe29 bellard
#if TARGET_LONG_BITS == 32
248 5ff9d6a4 bellard
DEF2(qemu_st32, 0, 2, 1, TCG_OPF_CALL_CLOBBER | TCG_OPF_SIDE_EFFECTS)
249 c896fe29 bellard
#else
250 5ff9d6a4 bellard
DEF2(qemu_st32, 0, 3, 1, TCG_OPF_CALL_CLOBBER | TCG_OPF_SIDE_EFFECTS)
251 c896fe29 bellard
#endif
252 c896fe29 bellard
#if TARGET_LONG_BITS == 32
253 5ff9d6a4 bellard
DEF2(qemu_st64, 0, 3, 1, TCG_OPF_CALL_CLOBBER | TCG_OPF_SIDE_EFFECTS)
254 c896fe29 bellard
#else
255 5ff9d6a4 bellard
DEF2(qemu_st64, 0, 4, 1, TCG_OPF_CALL_CLOBBER | TCG_OPF_SIDE_EFFECTS)
256 c896fe29 bellard
#endif
257 c896fe29 bellard
258 c896fe29 bellard
#else /* TCG_TARGET_REG_BITS == 32 */
259 c896fe29 bellard
260 5ff9d6a4 bellard
DEF2(qemu_ld8u, 1, 1, 1, TCG_OPF_CALL_CLOBBER | TCG_OPF_SIDE_EFFECTS)
261 5ff9d6a4 bellard
DEF2(qemu_ld8s, 1, 1, 1, TCG_OPF_CALL_CLOBBER | TCG_OPF_SIDE_EFFECTS)
262 5ff9d6a4 bellard
DEF2(qemu_ld16u, 1, 1, 1, TCG_OPF_CALL_CLOBBER | TCG_OPF_SIDE_EFFECTS)
263 5ff9d6a4 bellard
DEF2(qemu_ld16s, 1, 1, 1, TCG_OPF_CALL_CLOBBER | TCG_OPF_SIDE_EFFECTS)
264 5ff9d6a4 bellard
DEF2(qemu_ld32u, 1, 1, 1, TCG_OPF_CALL_CLOBBER | TCG_OPF_SIDE_EFFECTS)
265 5ff9d6a4 bellard
DEF2(qemu_ld32s, 1, 1, 1, TCG_OPF_CALL_CLOBBER | TCG_OPF_SIDE_EFFECTS)
266 5ff9d6a4 bellard
DEF2(qemu_ld64, 1, 1, 1, TCG_OPF_CALL_CLOBBER | TCG_OPF_SIDE_EFFECTS)
267 c896fe29 bellard
268 5ff9d6a4 bellard
DEF2(qemu_st8, 0, 2, 1, TCG_OPF_CALL_CLOBBER | TCG_OPF_SIDE_EFFECTS)
269 5ff9d6a4 bellard
DEF2(qemu_st16, 0, 2, 1, TCG_OPF_CALL_CLOBBER | TCG_OPF_SIDE_EFFECTS)
270 5ff9d6a4 bellard
DEF2(qemu_st32, 0, 2, 1, TCG_OPF_CALL_CLOBBER | TCG_OPF_SIDE_EFFECTS)
271 5ff9d6a4 bellard
DEF2(qemu_st64, 0, 2, 1, TCG_OPF_CALL_CLOBBER | TCG_OPF_SIDE_EFFECTS)
272 c896fe29 bellard
273 c896fe29 bellard
#endif /* TCG_TARGET_REG_BITS != 32 */
274 c896fe29 bellard
275 c896fe29 bellard
#undef DEF2