Archipelago » qemu

    omap_gp_timer_reset(s);

    omap_gp_timer_clk_setup(s);

                    omap_gp_timer_writefn, s);

    omap_l4_attach(ta, 0, iomemtype);

    struct omap_synctimer_s *s = &mpu->synctimer;

    omap_synctimer_reset(s);

                      omap_synctimer_readfn, omap_synctimer_writefn, s));

}

    s->wkup = wkup;

    s->in = qemu_allocate_irqs(omap_gpio_module_set, s, 32);

                    omap_gpio_module_writefn, s);

    omap_l4_attach(ta, region, iomemtype);

}

    omap_gpif_reset(s);

                    omap_gpif_top_writefn, s);

    omap_l4_attach(ta, 1, iomemtype);

    }

    omap_mcspi_reset(s);

                    omap_mcspi_writefn, s);

    omap_l4_attach(ta, 0, iomemtype);

#ifdef HAS_AUDIO

    AUD_register_card("OMAP EAC", &s->codec.card);

                    omap_eac_writefn, s);

    omap_l4_attach(ta, 0, iomemtype);

#endif

    s->chr = chr ?: qemu_chr_open("null", "null", NULL);

                    omap_sti_writefn, s);

    omap_l4_attach(ta, 0, iomemtype);

                    omap_sti_fifo_writefn, s);

    cpu_register_physical_memory(channel_base, 0x10000, iomemtype);

static CPUWriteMemoryFunc **omap_l4_io_writew_fn;

static void **omap_l4_io_opaque;

                CPUWriteMemoryFunc **mem_write, void *opaque)

{

    omap_l4_io_entry[omap_l4_io_entries].mem_read = mem_read;

    omap_l4_io_entry = qemu_mallocz(125 * sizeof(*omap_l4_io_entry));

    omap_cpu_io_entry =

                            omap_l4_io_writefn, bus);

# define L4_PAGES	(0xb4000 / TARGET_PAGE_SIZE)

    omap_l4_io_readb_fn = qemu_mallocz(sizeof(void *) * L4_PAGES);

    ta->status = 0x00000000;

    ta->control = 0x00000200;	/* XXX 01000200 for L4TAO */

                    omap_l4ta_writefn, ta);

    ta->base = omap_l4_attach(ta, info->ta_region, iomemtype);

void omap_tap_init(struct omap_target_agent_s *ta,

                struct omap_mpu_state_s *mpu)

{

                            omap_tap_readfn, omap_tap_writefn, mpu));

}

    s->mpu = mpu;

    omap_prcm_coldreset(s);

                    omap_prcm_writefn, s);

    omap_l4_attach(ta, 0, iomemtype);

    omap_l4_attach(ta, 1, iomemtype);

    s->mpu = mpu;

    omap_sysctl_reset(s);

                    omap_sysctl_writefn, s);

    omap_l4_attach(ta, 0, iomemtype);

    omap_sdrc_reset(s);

                    omap_sdrc_writefn, s);

    cpu_register_physical_memory(base, 0x1000, iomemtype);

    omap_gpmc_reset(s);

                    omap_gpmc_writefn, s);

    cpu_register_physical_memory(base, 0x1000, iomemtype);