root / hw / pc.c @ 1f04275e
History | View | Annotate | Download (12.8 kB)
1 | 80cabfad | bellard | /*
|
---|---|---|---|
2 | 80cabfad | bellard | * QEMU PC System Emulator
|
3 | 80cabfad | bellard | *
|
4 | 80cabfad | bellard | * Copyright (c) 2003-2004 Fabrice Bellard
|
5 | 80cabfad | bellard | *
|
6 | 80cabfad | bellard | * Permission is hereby granted, free of charge, to any person obtaining a copy
|
7 | 80cabfad | bellard | * of this software and associated documentation files (the "Software"), to deal
|
8 | 80cabfad | bellard | * in the Software without restriction, including without limitation the rights
|
9 | 80cabfad | bellard | * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
10 | 80cabfad | bellard | * copies of the Software, and to permit persons to whom the Software is
|
11 | 80cabfad | bellard | * furnished to do so, subject to the following conditions:
|
12 | 80cabfad | bellard | *
|
13 | 80cabfad | bellard | * The above copyright notice and this permission notice shall be included in
|
14 | 80cabfad | bellard | * all copies or substantial portions of the Software.
|
15 | 80cabfad | bellard | *
|
16 | 80cabfad | bellard | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
17 | 80cabfad | bellard | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
18 | 80cabfad | bellard | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
19 | 80cabfad | bellard | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
20 | 80cabfad | bellard | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
21 | 80cabfad | bellard | * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
22 | 80cabfad | bellard | * THE SOFTWARE.
|
23 | 80cabfad | bellard | */
|
24 | 80cabfad | bellard | #include "vl.h" |
25 | 80cabfad | bellard | |
26 | b41a2cd1 | bellard | /* output Bochs bios info messages */
|
27 | b41a2cd1 | bellard | //#define DEBUG_BIOS
|
28 | b41a2cd1 | bellard | |
29 | 80cabfad | bellard | #define BIOS_FILENAME "bios.bin" |
30 | 80cabfad | bellard | #define VGABIOS_FILENAME "vgabios.bin" |
31 | 80cabfad | bellard | #define LINUX_BOOT_FILENAME "linux_boot.bin" |
32 | 80cabfad | bellard | |
33 | 80cabfad | bellard | #define KERNEL_LOAD_ADDR 0x00100000 |
34 | 80cabfad | bellard | #define INITRD_LOAD_ADDR 0x00400000 |
35 | 80cabfad | bellard | #define KERNEL_PARAMS_ADDR 0x00090000 |
36 | 80cabfad | bellard | #define KERNEL_CMDLINE_ADDR 0x00099000 |
37 | 80cabfad | bellard | |
38 | 80cabfad | bellard | int speaker_data_on;
|
39 | 80cabfad | bellard | int dummy_refresh_clock;
|
40 | baca51fa | bellard | static fdctrl_t *floppy_controller;
|
41 | b0a21b53 | bellard | static RTCState *rtc_state;
|
42 | ec844b96 | bellard | static PITState *pit;
|
43 | 80cabfad | bellard | |
44 | b41a2cd1 | bellard | static void ioport80_write(void *opaque, uint32_t addr, uint32_t data) |
45 | 80cabfad | bellard | { |
46 | 80cabfad | bellard | } |
47 | 80cabfad | bellard | |
48 | f929aad6 | bellard | /* MSDOS compatibility mode FPU exception support */
|
49 | f929aad6 | bellard | /* XXX: add IGNNE support */
|
50 | f929aad6 | bellard | void cpu_set_ferr(CPUX86State *s)
|
51 | f929aad6 | bellard | { |
52 | f929aad6 | bellard | pic_set_irq(13, 1); |
53 | f929aad6 | bellard | } |
54 | f929aad6 | bellard | |
55 | f929aad6 | bellard | static void ioportF0_write(void *opaque, uint32_t addr, uint32_t data) |
56 | f929aad6 | bellard | { |
57 | f929aad6 | bellard | pic_set_irq(13, 0); |
58 | f929aad6 | bellard | } |
59 | f929aad6 | bellard | |
60 | 28ab0e2e | bellard | /* TSC handling */
|
61 | 28ab0e2e | bellard | |
62 | 28ab0e2e | bellard | uint64_t cpu_get_tsc(CPUX86State *env) |
63 | 28ab0e2e | bellard | { |
64 | 28ab0e2e | bellard | return qemu_get_clock(vm_clock);
|
65 | 28ab0e2e | bellard | } |
66 | 28ab0e2e | bellard | |
67 | b0a21b53 | bellard | /* PC cmos mappings */
|
68 | b0a21b53 | bellard | |
69 | 80cabfad | bellard | #define REG_EQUIPMENT_BYTE 0x14 |
70 | b0a21b53 | bellard | #define REG_IBM_CENTURY_BYTE 0x32 |
71 | b0a21b53 | bellard | #define REG_IBM_PS2_CENTURY_BYTE 0x37 |
72 | b0a21b53 | bellard | |
73 | b0a21b53 | bellard | |
74 | b0a21b53 | bellard | static inline int to_bcd(RTCState *s, int a) |
75 | b0a21b53 | bellard | { |
76 | b0a21b53 | bellard | return ((a / 10) << 4) | (a % 10); |
77 | b0a21b53 | bellard | } |
78 | 80cabfad | bellard | |
79 | 777428f2 | bellard | static int cmos_get_fd_drive_type(int fd0) |
80 | 777428f2 | bellard | { |
81 | 777428f2 | bellard | int val;
|
82 | 777428f2 | bellard | |
83 | 777428f2 | bellard | switch (fd0) {
|
84 | 777428f2 | bellard | case 0: |
85 | 777428f2 | bellard | /* 1.44 Mb 3"5 drive */
|
86 | 777428f2 | bellard | val = 4;
|
87 | 777428f2 | bellard | break;
|
88 | 777428f2 | bellard | case 1: |
89 | 777428f2 | bellard | /* 2.88 Mb 3"5 drive */
|
90 | 777428f2 | bellard | val = 5;
|
91 | 777428f2 | bellard | break;
|
92 | 777428f2 | bellard | case 2: |
93 | 777428f2 | bellard | /* 1.2 Mb 5"5 drive */
|
94 | 777428f2 | bellard | val = 2;
|
95 | 777428f2 | bellard | break;
|
96 | 777428f2 | bellard | default:
|
97 | 777428f2 | bellard | val = 0;
|
98 | 777428f2 | bellard | break;
|
99 | 777428f2 | bellard | } |
100 | 777428f2 | bellard | return val;
|
101 | 777428f2 | bellard | } |
102 | 777428f2 | bellard | |
103 | 80cabfad | bellard | static void cmos_init(int ram_size, int boot_device) |
104 | 80cabfad | bellard | { |
105 | b0a21b53 | bellard | RTCState *s = rtc_state; |
106 | 80cabfad | bellard | int val;
|
107 | b41a2cd1 | bellard | int fd0, fd1, nb;
|
108 | b0a21b53 | bellard | time_t ti; |
109 | b0a21b53 | bellard | struct tm *tm;
|
110 | b0a21b53 | bellard | |
111 | b0a21b53 | bellard | /* set the CMOS date */
|
112 | b0a21b53 | bellard | time(&ti); |
113 | ee22c2f7 | bellard | if (rtc_utc)
|
114 | ee22c2f7 | bellard | tm = gmtime(&ti); |
115 | ee22c2f7 | bellard | else
|
116 | ee22c2f7 | bellard | tm = localtime(&ti); |
117 | b0a21b53 | bellard | rtc_set_date(s, tm); |
118 | b0a21b53 | bellard | |
119 | b0a21b53 | bellard | val = to_bcd(s, (tm->tm_year / 100) + 19); |
120 | b0a21b53 | bellard | rtc_set_memory(s, REG_IBM_CENTURY_BYTE, val); |
121 | b0a21b53 | bellard | rtc_set_memory(s, REG_IBM_PS2_CENTURY_BYTE, val); |
122 | 80cabfad | bellard | |
123 | b0a21b53 | bellard | /* various important CMOS locations needed by PC/Bochs bios */
|
124 | 80cabfad | bellard | |
125 | 80cabfad | bellard | /* memory size */
|
126 | 333190eb | bellard | val = 640; /* base memory in K */ |
127 | 333190eb | bellard | rtc_set_memory(s, 0x15, val);
|
128 | 333190eb | bellard | rtc_set_memory(s, 0x16, val >> 8); |
129 | 333190eb | bellard | |
130 | 80cabfad | bellard | val = (ram_size / 1024) - 1024; |
131 | 80cabfad | bellard | if (val > 65535) |
132 | 80cabfad | bellard | val = 65535;
|
133 | b0a21b53 | bellard | rtc_set_memory(s, 0x17, val);
|
134 | b0a21b53 | bellard | rtc_set_memory(s, 0x18, val >> 8); |
135 | b0a21b53 | bellard | rtc_set_memory(s, 0x30, val);
|
136 | b0a21b53 | bellard | rtc_set_memory(s, 0x31, val >> 8); |
137 | 80cabfad | bellard | |
138 | 80cabfad | bellard | val = (ram_size / 65536) - ((16 * 1024 * 1024) / 65536); |
139 | 80cabfad | bellard | if (val > 65535) |
140 | 80cabfad | bellard | val = 65535;
|
141 | b0a21b53 | bellard | rtc_set_memory(s, 0x34, val);
|
142 | b0a21b53 | bellard | rtc_set_memory(s, 0x35, val >> 8); |
143 | 80cabfad | bellard | |
144 | 80cabfad | bellard | switch(boot_device) {
|
145 | 80cabfad | bellard | case 'a': |
146 | 80cabfad | bellard | case 'b': |
147 | b0a21b53 | bellard | rtc_set_memory(s, 0x3d, 0x01); /* floppy boot */ |
148 | 80cabfad | bellard | break;
|
149 | 80cabfad | bellard | default:
|
150 | 80cabfad | bellard | case 'c': |
151 | b0a21b53 | bellard | rtc_set_memory(s, 0x3d, 0x02); /* hard drive boot */ |
152 | 80cabfad | bellard | break;
|
153 | 80cabfad | bellard | case 'd': |
154 | b0a21b53 | bellard | rtc_set_memory(s, 0x3d, 0x03); /* CD-ROM boot */ |
155 | 80cabfad | bellard | break;
|
156 | 80cabfad | bellard | } |
157 | 80cabfad | bellard | |
158 | b41a2cd1 | bellard | /* floppy type */
|
159 | b41a2cd1 | bellard | |
160 | baca51fa | bellard | fd0 = fdctrl_get_drive_type(floppy_controller, 0);
|
161 | baca51fa | bellard | fd1 = fdctrl_get_drive_type(floppy_controller, 1);
|
162 | 80cabfad | bellard | |
163 | 777428f2 | bellard | val = (cmos_get_fd_drive_type(fd0) << 4) | cmos_get_fd_drive_type(fd1);
|
164 | b0a21b53 | bellard | rtc_set_memory(s, 0x10, val);
|
165 | b0a21b53 | bellard | |
166 | b0a21b53 | bellard | val = 0;
|
167 | b41a2cd1 | bellard | nb = 0;
|
168 | 80cabfad | bellard | if (fd0 < 3) |
169 | 80cabfad | bellard | nb++; |
170 | 80cabfad | bellard | if (fd1 < 3) |
171 | 80cabfad | bellard | nb++; |
172 | 80cabfad | bellard | switch (nb) {
|
173 | 80cabfad | bellard | case 0: |
174 | 80cabfad | bellard | break;
|
175 | 80cabfad | bellard | case 1: |
176 | b0a21b53 | bellard | val |= 0x01; /* 1 drive, ready for boot */ |
177 | 80cabfad | bellard | break;
|
178 | 80cabfad | bellard | case 2: |
179 | b0a21b53 | bellard | val |= 0x41; /* 2 drives, ready for boot */ |
180 | 80cabfad | bellard | break;
|
181 | 80cabfad | bellard | } |
182 | b0a21b53 | bellard | val |= 0x02; /* FPU is there */ |
183 | b0a21b53 | bellard | val |= 0x04; /* PS/2 mouse installed */ |
184 | b0a21b53 | bellard | rtc_set_memory(s, REG_EQUIPMENT_BYTE, val); |
185 | b0a21b53 | bellard | |
186 | 80cabfad | bellard | } |
187 | 80cabfad | bellard | |
188 | b41a2cd1 | bellard | static void speaker_ioport_write(void *opaque, uint32_t addr, uint32_t val) |
189 | 80cabfad | bellard | { |
190 | 80cabfad | bellard | speaker_data_on = (val >> 1) & 1; |
191 | ec844b96 | bellard | pit_set_gate(pit, 2, val & 1); |
192 | 80cabfad | bellard | } |
193 | 80cabfad | bellard | |
194 | b41a2cd1 | bellard | static uint32_t speaker_ioport_read(void *opaque, uint32_t addr) |
195 | 80cabfad | bellard | { |
196 | 80cabfad | bellard | int out;
|
197 | ec844b96 | bellard | out = pit_get_out(pit, 2, qemu_get_clock(vm_clock));
|
198 | 80cabfad | bellard | dummy_refresh_clock ^= 1;
|
199 | ec844b96 | bellard | return (speaker_data_on << 1) | pit_get_gate(pit, 2) | (out << 5) | |
200 | 80cabfad | bellard | (dummy_refresh_clock << 4);
|
201 | 80cabfad | bellard | } |
202 | 80cabfad | bellard | |
203 | e1a23744 | bellard | static void ioport92_write(void *opaque, uint32_t addr, uint32_t val) |
204 | e1a23744 | bellard | { |
205 | e1a23744 | bellard | cpu_x86_set_a20(cpu_single_env, (val >> 1) & 1); |
206 | e1a23744 | bellard | /* XXX: bit 0 is fast reset */
|
207 | e1a23744 | bellard | } |
208 | e1a23744 | bellard | |
209 | e1a23744 | bellard | static uint32_t ioport92_read(void *opaque, uint32_t addr) |
210 | e1a23744 | bellard | { |
211 | e1a23744 | bellard | return ((cpu_single_env->a20_mask >> 20) & 1) << 1; |
212 | e1a23744 | bellard | } |
213 | e1a23744 | bellard | |
214 | 80cabfad | bellard | /***********************************************************/
|
215 | 80cabfad | bellard | /* Bochs BIOS debug ports */
|
216 | 80cabfad | bellard | |
217 | b41a2cd1 | bellard | void bochs_bios_write(void *opaque, uint32_t addr, uint32_t val) |
218 | 80cabfad | bellard | { |
219 | 80cabfad | bellard | switch(addr) {
|
220 | 80cabfad | bellard | /* Bochs BIOS messages */
|
221 | 80cabfad | bellard | case 0x400: |
222 | 80cabfad | bellard | case 0x401: |
223 | 80cabfad | bellard | fprintf(stderr, "BIOS panic at rombios.c, line %d\n", val);
|
224 | 80cabfad | bellard | exit(1);
|
225 | 80cabfad | bellard | case 0x402: |
226 | 80cabfad | bellard | case 0x403: |
227 | 80cabfad | bellard | #ifdef DEBUG_BIOS
|
228 | 80cabfad | bellard | fprintf(stderr, "%c", val);
|
229 | 80cabfad | bellard | #endif
|
230 | 80cabfad | bellard | break;
|
231 | 80cabfad | bellard | |
232 | 80cabfad | bellard | /* LGPL'ed VGA BIOS messages */
|
233 | 80cabfad | bellard | case 0x501: |
234 | 80cabfad | bellard | case 0x502: |
235 | 80cabfad | bellard | fprintf(stderr, "VGA BIOS panic, line %d\n", val);
|
236 | 80cabfad | bellard | exit(1);
|
237 | 80cabfad | bellard | case 0x500: |
238 | 80cabfad | bellard | case 0x503: |
239 | 80cabfad | bellard | #ifdef DEBUG_BIOS
|
240 | 80cabfad | bellard | fprintf(stderr, "%c", val);
|
241 | 80cabfad | bellard | #endif
|
242 | 80cabfad | bellard | break;
|
243 | 80cabfad | bellard | } |
244 | 80cabfad | bellard | } |
245 | 80cabfad | bellard | |
246 | 80cabfad | bellard | void bochs_bios_init(void) |
247 | 80cabfad | bellard | { |
248 | b41a2cd1 | bellard | register_ioport_write(0x400, 1, 2, bochs_bios_write, NULL); |
249 | b41a2cd1 | bellard | register_ioport_write(0x401, 1, 2, bochs_bios_write, NULL); |
250 | b41a2cd1 | bellard | register_ioport_write(0x402, 1, 1, bochs_bios_write, NULL); |
251 | b41a2cd1 | bellard | register_ioport_write(0x403, 1, 1, bochs_bios_write, NULL); |
252 | b41a2cd1 | bellard | |
253 | b41a2cd1 | bellard | register_ioport_write(0x501, 1, 2, bochs_bios_write, NULL); |
254 | b41a2cd1 | bellard | register_ioport_write(0x502, 1, 2, bochs_bios_write, NULL); |
255 | b41a2cd1 | bellard | register_ioport_write(0x500, 1, 1, bochs_bios_write, NULL); |
256 | b41a2cd1 | bellard | register_ioport_write(0x503, 1, 1, bochs_bios_write, NULL); |
257 | 80cabfad | bellard | } |
258 | 80cabfad | bellard | |
259 | 80cabfad | bellard | |
260 | 80cabfad | bellard | int load_kernel(const char *filename, uint8_t *addr, |
261 | 80cabfad | bellard | uint8_t *real_addr) |
262 | 80cabfad | bellard | { |
263 | 80cabfad | bellard | int fd, size;
|
264 | 80cabfad | bellard | int setup_sects;
|
265 | 80cabfad | bellard | |
266 | 80cabfad | bellard | fd = open(filename, O_RDONLY); |
267 | 80cabfad | bellard | if (fd < 0) |
268 | 80cabfad | bellard | return -1; |
269 | 80cabfad | bellard | |
270 | 80cabfad | bellard | /* load 16 bit code */
|
271 | 80cabfad | bellard | if (read(fd, real_addr, 512) != 512) |
272 | 80cabfad | bellard | goto fail;
|
273 | 80cabfad | bellard | setup_sects = real_addr[0x1F1];
|
274 | 80cabfad | bellard | if (!setup_sects)
|
275 | 80cabfad | bellard | setup_sects = 4;
|
276 | 80cabfad | bellard | if (read(fd, real_addr + 512, setup_sects * 512) != |
277 | 80cabfad | bellard | setup_sects * 512)
|
278 | 80cabfad | bellard | goto fail;
|
279 | 80cabfad | bellard | |
280 | 80cabfad | bellard | /* load 32 bit code */
|
281 | 80cabfad | bellard | size = read(fd, addr, 16 * 1024 * 1024); |
282 | 80cabfad | bellard | if (size < 0) |
283 | 80cabfad | bellard | goto fail;
|
284 | 80cabfad | bellard | close(fd); |
285 | 80cabfad | bellard | return size;
|
286 | 80cabfad | bellard | fail:
|
287 | 80cabfad | bellard | close(fd); |
288 | 80cabfad | bellard | return -1; |
289 | 80cabfad | bellard | } |
290 | 80cabfad | bellard | |
291 | b41a2cd1 | bellard | static const int ide_iobase[2] = { 0x1f0, 0x170 }; |
292 | b41a2cd1 | bellard | static const int ide_iobase2[2] = { 0x3f6, 0x376 }; |
293 | b41a2cd1 | bellard | static const int ide_irq[2] = { 14, 15 }; |
294 | b41a2cd1 | bellard | |
295 | b41a2cd1 | bellard | #define NE2000_NB_MAX 6 |
296 | b41a2cd1 | bellard | |
297 | b41a2cd1 | bellard | static uint32_t ne2000_io[NE2000_NB_MAX] = { 0x300, 0x320, 0x340, 0x360, 0x280, 0x380 }; |
298 | b41a2cd1 | bellard | static int ne2000_irq[NE2000_NB_MAX] = { 9, 10, 11, 3, 4, 5 }; |
299 | b41a2cd1 | bellard | |
300 | 80cabfad | bellard | /* PC hardware initialisation */
|
301 | 80cabfad | bellard | void pc_init(int ram_size, int vga_ram_size, int boot_device, |
302 | 80cabfad | bellard | DisplayState *ds, const char **fd_filename, int snapshot, |
303 | 80cabfad | bellard | const char *kernel_filename, const char *kernel_cmdline, |
304 | 80cabfad | bellard | const char *initrd_filename) |
305 | 80cabfad | bellard | { |
306 | 80cabfad | bellard | char buf[1024]; |
307 | b41a2cd1 | bellard | int ret, linux_boot, initrd_size, i, nb_nics1, fd;
|
308 | 80cabfad | bellard | |
309 | 80cabfad | bellard | linux_boot = (kernel_filename != NULL);
|
310 | 80cabfad | bellard | |
311 | 80cabfad | bellard | /* allocate RAM */
|
312 | 80cabfad | bellard | cpu_register_physical_memory(0, ram_size, 0); |
313 | 80cabfad | bellard | |
314 | 80cabfad | bellard | /* BIOS load */
|
315 | 80cabfad | bellard | snprintf(buf, sizeof(buf), "%s/%s", bios_dir, BIOS_FILENAME); |
316 | 80cabfad | bellard | ret = load_image(buf, phys_ram_base + 0x000f0000);
|
317 | 80cabfad | bellard | if (ret != 0x10000) { |
318 | 80cabfad | bellard | fprintf(stderr, "qemu: could not load PC bios '%s'\n", buf);
|
319 | 80cabfad | bellard | exit(1);
|
320 | 80cabfad | bellard | } |
321 | 80cabfad | bellard | |
322 | 80cabfad | bellard | /* VGA BIOS load */
|
323 | 80cabfad | bellard | snprintf(buf, sizeof(buf), "%s/%s", bios_dir, VGABIOS_FILENAME); |
324 | 80cabfad | bellard | ret = load_image(buf, phys_ram_base + 0x000c0000);
|
325 | 80cabfad | bellard | |
326 | 80cabfad | bellard | /* setup basic memory access */
|
327 | 80cabfad | bellard | cpu_register_physical_memory(0xc0000, 0x10000, 0xc0000 | IO_MEM_ROM); |
328 | bb058620 | bellard | cpu_register_physical_memory(0xd0000, 0x20000, IO_MEM_UNASSIGNED); |
329 | 80cabfad | bellard | cpu_register_physical_memory(0xf0000, 0x10000, 0xf0000 | IO_MEM_ROM); |
330 | 80cabfad | bellard | |
331 | 80cabfad | bellard | bochs_bios_init(); |
332 | 80cabfad | bellard | |
333 | 80cabfad | bellard | if (linux_boot) {
|
334 | 80cabfad | bellard | uint8_t bootsect[512];
|
335 | 41b9be47 | bellard | uint8_t old_bootsect[512];
|
336 | 80cabfad | bellard | |
337 | 80cabfad | bellard | if (bs_table[0] == NULL) { |
338 | 80cabfad | bellard | fprintf(stderr, "A disk image must be given for 'hda' when booting a Linux kernel\n");
|
339 | 80cabfad | bellard | exit(1);
|
340 | 80cabfad | bellard | } |
341 | 80cabfad | bellard | snprintf(buf, sizeof(buf), "%s/%s", bios_dir, LINUX_BOOT_FILENAME); |
342 | 80cabfad | bellard | ret = load_image(buf, bootsect); |
343 | 80cabfad | bellard | if (ret != sizeof(bootsect)) { |
344 | 80cabfad | bellard | fprintf(stderr, "qemu: could not load linux boot sector '%s'\n",
|
345 | 80cabfad | bellard | buf); |
346 | 80cabfad | bellard | exit(1);
|
347 | 80cabfad | bellard | } |
348 | 80cabfad | bellard | |
349 | 41b9be47 | bellard | if (bdrv_read(bs_table[0], 0, old_bootsect, 1) >= 0) { |
350 | 41b9be47 | bellard | /* copy the MSDOS partition table */
|
351 | 41b9be47 | bellard | memcpy(bootsect + 0x1be, old_bootsect + 0x1be, 0x40); |
352 | 41b9be47 | bellard | } |
353 | 41b9be47 | bellard | |
354 | 80cabfad | bellard | bdrv_set_boot_sector(bs_table[0], bootsect, sizeof(bootsect)); |
355 | 80cabfad | bellard | |
356 | 80cabfad | bellard | /* now we can load the kernel */
|
357 | 80cabfad | bellard | ret = load_kernel(kernel_filename, |
358 | 80cabfad | bellard | phys_ram_base + KERNEL_LOAD_ADDR, |
359 | 80cabfad | bellard | phys_ram_base + KERNEL_PARAMS_ADDR); |
360 | 80cabfad | bellard | if (ret < 0) { |
361 | 80cabfad | bellard | fprintf(stderr, "qemu: could not load kernel '%s'\n",
|
362 | 80cabfad | bellard | kernel_filename); |
363 | 80cabfad | bellard | exit(1);
|
364 | 80cabfad | bellard | } |
365 | 80cabfad | bellard | |
366 | 80cabfad | bellard | /* load initrd */
|
367 | 80cabfad | bellard | initrd_size = 0;
|
368 | 80cabfad | bellard | if (initrd_filename) {
|
369 | 80cabfad | bellard | initrd_size = load_image(initrd_filename, phys_ram_base + INITRD_LOAD_ADDR); |
370 | 80cabfad | bellard | if (initrd_size < 0) { |
371 | 80cabfad | bellard | fprintf(stderr, "qemu: could not load initial ram disk '%s'\n",
|
372 | 80cabfad | bellard | initrd_filename); |
373 | 80cabfad | bellard | exit(1);
|
374 | 80cabfad | bellard | } |
375 | 80cabfad | bellard | } |
376 | 80cabfad | bellard | if (initrd_size > 0) { |
377 | 80cabfad | bellard | stl_raw(phys_ram_base + KERNEL_PARAMS_ADDR + 0x218, INITRD_LOAD_ADDR);
|
378 | 80cabfad | bellard | stl_raw(phys_ram_base + KERNEL_PARAMS_ADDR + 0x21c, initrd_size);
|
379 | 80cabfad | bellard | } |
380 | 80cabfad | bellard | pstrcpy(phys_ram_base + KERNEL_CMDLINE_ADDR, 4096,
|
381 | 80cabfad | bellard | kernel_cmdline); |
382 | 80cabfad | bellard | stw_raw(phys_ram_base + KERNEL_PARAMS_ADDR + 0x20, 0xA33F); |
383 | 80cabfad | bellard | stw_raw(phys_ram_base + KERNEL_PARAMS_ADDR + 0x22,
|
384 | 80cabfad | bellard | KERNEL_CMDLINE_ADDR - KERNEL_PARAMS_ADDR); |
385 | 80cabfad | bellard | /* loader type */
|
386 | 80cabfad | bellard | stw_raw(phys_ram_base + KERNEL_PARAMS_ADDR + 0x210, 0x01); |
387 | 80cabfad | bellard | } |
388 | 80cabfad | bellard | |
389 | 69b91039 | bellard | if (pci_enabled) {
|
390 | 69b91039 | bellard | i440fx_init(); |
391 | 69b91039 | bellard | piix3_init(); |
392 | 69b91039 | bellard | } |
393 | 69b91039 | bellard | |
394 | 80cabfad | bellard | /* init basic PC hardware */
|
395 | b41a2cd1 | bellard | register_ioport_write(0x80, 1, 1, ioport80_write, NULL); |
396 | 80cabfad | bellard | |
397 | f929aad6 | bellard | register_ioport_write(0xf0, 1, 1, ioportF0_write, NULL); |
398 | f929aad6 | bellard | |
399 | 1f04275e | bellard | if (cirrus_vga_enabled) {
|
400 | 1f04275e | bellard | if (pci_enabled) {
|
401 | 1f04275e | bellard | pci_cirrus_vga_init(ds, phys_ram_base + ram_size, ram_size, |
402 | 1f04275e | bellard | vga_ram_size); |
403 | 1f04275e | bellard | } else {
|
404 | 1f04275e | bellard | isa_cirrus_vga_init(ds, phys_ram_base + ram_size, ram_size, |
405 | 1f04275e | bellard | vga_ram_size); |
406 | 1f04275e | bellard | } |
407 | 1f04275e | bellard | } else {
|
408 | 1f04275e | bellard | vga_initialize(ds, phys_ram_base + ram_size, ram_size, |
409 | 1f04275e | bellard | vga_ram_size, pci_enabled); |
410 | 1f04275e | bellard | } |
411 | 80cabfad | bellard | |
412 | b0a21b53 | bellard | rtc_state = rtc_init(0x70, 8); |
413 | b41a2cd1 | bellard | register_ioport_read(0x61, 1, 1, speaker_ioport_read, NULL); |
414 | b41a2cd1 | bellard | register_ioport_write(0x61, 1, 1, speaker_ioport_write, NULL); |
415 | 80cabfad | bellard | |
416 | e1a23744 | bellard | register_ioport_read(0x92, 1, 1, ioport92_read, NULL); |
417 | e1a23744 | bellard | register_ioport_write(0x92, 1, 1, ioport92_write, NULL); |
418 | e1a23744 | bellard | |
419 | 80cabfad | bellard | pic_init(); |
420 | ec844b96 | bellard | pit = pit_init(0x40, 0); |
421 | b41a2cd1 | bellard | |
422 | b41a2cd1 | bellard | fd = serial_open_device(); |
423 | b41a2cd1 | bellard | serial_init(0x3f8, 4, fd); |
424 | b41a2cd1 | bellard | |
425 | 69b91039 | bellard | if (pci_enabled) {
|
426 | 69b91039 | bellard | for(i = 0; i < nb_nics; i++) { |
427 | 69b91039 | bellard | pci_ne2000_init(&nd_table[i]); |
428 | 69b91039 | bellard | } |
429 | e1c485be | bellard | pci_piix3_ide_init(bs_table); |
430 | 69b91039 | bellard | } else {
|
431 | 69b91039 | bellard | nb_nics1 = nb_nics; |
432 | 69b91039 | bellard | if (nb_nics1 > NE2000_NB_MAX)
|
433 | 69b91039 | bellard | nb_nics1 = NE2000_NB_MAX; |
434 | 69b91039 | bellard | for(i = 0; i < nb_nics1; i++) { |
435 | 69b91039 | bellard | isa_ne2000_init(ne2000_io[i], ne2000_irq[i], &nd_table[i]); |
436 | 69b91039 | bellard | } |
437 | b41a2cd1 | bellard | |
438 | 69b91039 | bellard | for(i = 0; i < 2; i++) { |
439 | 69b91039 | bellard | isa_ide_init(ide_iobase[i], ide_iobase2[i], ide_irq[i], |
440 | 69b91039 | bellard | bs_table[2 * i], bs_table[2 * i + 1]); |
441 | 69b91039 | bellard | } |
442 | b41a2cd1 | bellard | } |
443 | 69b91039 | bellard | |
444 | 80cabfad | bellard | kbd_init(); |
445 | 80cabfad | bellard | DMA_init(); |
446 | 67b915a5 | bellard | |
447 | 67b915a5 | bellard | #ifndef _WIN32
|
448 | aaaa7df6 | bellard | if (audio_enabled) {
|
449 | aaaa7df6 | bellard | /* no audio supported yet for win32 */
|
450 | aaaa7df6 | bellard | AUD_init(); |
451 | aaaa7df6 | bellard | SB16_init(); |
452 | aaaa7df6 | bellard | } |
453 | 67b915a5 | bellard | #endif
|
454 | 80cabfad | bellard | |
455 | baca51fa | bellard | floppy_controller = fdctrl_init(6, 2, 0, 0x3f0, fd_table); |
456 | b41a2cd1 | bellard | |
457 | b41a2cd1 | bellard | cmos_init(ram_size, boot_device); |
458 | 69b91039 | bellard | |
459 | 69b91039 | bellard | /* must be done after all PCI devices are instanciated */
|
460 | 69b91039 | bellard | /* XXX: should be done in the Bochs BIOS */
|
461 | 69b91039 | bellard | if (pci_enabled) {
|
462 | 69b91039 | bellard | pci_bios_init(); |
463 | 69b91039 | bellard | } |
464 | 80cabfad | bellard | } |