Revision 28b6751f target-ppc/translate.c
b/target-ppc/translate.c | ||
---|---|---|
36 | 36 |
static uint32_t *gen_opparam_ptr; |
37 | 37 |
|
38 | 38 |
#include "gen-op.h" |
39 |
#include "select.h" |
|
39 |
|
|
40 |
typedef void (GenOpFunc)(void); |
|
41 |
|
|
42 |
#define GEN8(func, NAME) \ |
|
43 |
static GenOpFunc *NAME ## _table [8] = {\ |
|
44 |
NAME ## 0, NAME ## 1, NAME ## 2, NAME ## 3,\ |
|
45 |
NAME ## 4, NAME ## 5, NAME ## 6, NAME ## 7,\ |
|
46 |
};\ |
|
47 |
static inline void func(int n)\ |
|
48 |
{\ |
|
49 |
NAME ## _table[n]();\ |
|
50 |
} |
|
51 |
|
|
52 |
#define GEN32(func, NAME) \ |
|
53 |
static GenOpFunc *NAME ## _table [32] = {\ |
|
54 |
NAME ## 0, NAME ## 1, NAME ## 2, NAME ## 3,\ |
|
55 |
NAME ## 4, NAME ## 5, NAME ## 6, NAME ## 7,\ |
|
56 |
NAME ## 8, NAME ## 9, NAME ## 10, NAME ## 11,\ |
|
57 |
NAME ## 12, NAME ## 13, NAME ## 14, NAME ## 15,\ |
|
58 |
NAME ## 16, NAME ## 17, NAME ## 18, NAME ## 19,\ |
|
59 |
NAME ## 20, NAME ## 21, NAME ## 22, NAME ## 23,\ |
|
60 |
NAME ## 24, NAME ## 25, NAME ## 26, NAME ## 27,\ |
|
61 |
NAME ## 28, NAME ## 29, NAME ## 30, NAME ## 31,\ |
|
62 |
};\ |
|
63 |
static inline void func(int n)\ |
|
64 |
{\ |
|
65 |
NAME ## _table[n]();\ |
|
66 |
} |
|
67 |
|
|
68 |
GEN8(gen_op_load_crf_T0, gen_op_load_crf_T0_crf) |
|
69 |
GEN8(gen_op_load_crf_T1, gen_op_load_crf_T1_crf) |
|
70 |
GEN8(gen_op_store_T0_crf, gen_op_store_T0_crf_crf) |
|
71 |
GEN8(gen_op_store_T1_crf, gen_op_store_T1_crf_crf) |
|
72 |
|
|
73 |
GEN32(gen_op_load_gpr_T0, gen_op_load_gpr_T0_gpr) |
|
74 |
GEN32(gen_op_load_gpr_T1, gen_op_load_gpr_T1_gpr) |
|
75 |
GEN32(gen_op_load_gpr_T2, gen_op_load_gpr_T2_gpr) |
|
76 |
|
|
77 |
GEN32(gen_op_store_T0_gpr, gen_op_store_T0_gpr_gpr) |
|
78 |
GEN32(gen_op_store_T1_gpr, gen_op_store_T1_gpr_gpr) |
|
79 |
GEN32(gen_op_store_T2_gpr, gen_op_store_T2_gpr_gpr) |
|
80 |
|
|
81 |
GEN32(gen_op_load_FT0_fpr, gen_op_load_FT0_fpr) |
|
82 |
GEN32(gen_op_store_FT0_fpr, gen_op_store_FT0_fpr) |
|
40 | 83 |
|
41 | 84 |
static uint8_t spr_access[1024 / 2]; |
42 | 85 |
|
... | ... | |
810 | 853 |
/* mffs */ |
811 | 854 |
GEN_HANDLER(mffs, 0x3F, 0x07, 0x12, 0x001FF800, PPC_FLOAT) |
812 | 855 |
{ |
813 |
gen_op_load_fpscr(rD(ctx->opcode)); |
|
856 |
gen_op_load_fpscr(); |
|
857 |
gen_op_store_T0_gpr(rD(ctx->opcode)); |
|
814 | 858 |
if (Rc(ctx->opcode)) { |
815 | 859 |
/* Update CR1 */ |
816 | 860 |
} |
... | ... | |
832 | 876 |
/* mtfsf */ |
833 | 877 |
GEN_HANDLER(mtfsf, 0x3F, 0x07, 0x16, 0x02010000, PPC_FLOAT) |
834 | 878 |
{ |
835 |
gen_op_store_fpscr(FM(ctx->opcode), rB(ctx->opcode)); |
|
879 |
gen_op_load_gpr_T0(rB(ctx->opcode)); |
|
880 |
gen_op_store_fpscr(FM(ctx->opcode)); |
|
836 | 881 |
if (Rc(ctx->opcode)) { |
837 | 882 |
/* Update CR1 */ |
838 | 883 |
} |
... | ... | |
1182 | 1227 |
{ \ |
1183 | 1228 |
uint32_t simm = SIMM(ctx->opcode); \ |
1184 | 1229 |
if (rA(ctx->opcode) == 0) { \ |
1185 |
gen_op_lf##width##_z(simm, rD(ctx->opcode)); \
|
|
1230 |
gen_op_lf##width##_z_FT0(simm); \
|
|
1186 | 1231 |
} else { \ |
1187 | 1232 |
gen_op_load_gpr_T0(rA(ctx->opcode)); \ |
1188 |
gen_op_lf##width(simm, rD(ctx->opcode)); \
|
|
1233 |
gen_op_lf##width##_FT0(simm); \
|
|
1189 | 1234 |
} \ |
1235 |
gen_op_store_FT0_fpr(rD(ctx->opcode));\ |
|
1190 | 1236 |
SET_RETVAL(0); \ |
1191 | 1237 |
} |
1192 | 1238 |
|
... | ... | |
1197 | 1243 |
rA(ctx->opcode) == rD(ctx->opcode)) \ |
1198 | 1244 |
SET_RETVAL(EXCP_INVAL); \ |
1199 | 1245 |
gen_op_load_gpr_T0(rA(ctx->opcode)); \ |
1200 |
gen_op_lf##width(SIMM(ctx->opcode), rD(ctx->opcode)); \ |
|
1246 |
gen_op_lf##width##_FT0(SIMM(ctx->opcode)); \ |
|
1247 |
gen_op_store_FT0_fpr(rD(ctx->opcode));\ |
|
1201 | 1248 |
gen_op_store_T0_gpr(rA(ctx->opcode)); \ |
1202 | 1249 |
SET_RETVAL(0); \ |
1203 | 1250 |
} |
... | ... | |
1210 | 1257 |
SET_RETVAL(EXCP_INVAL); \ |
1211 | 1258 |
gen_op_load_gpr_T0(rA(ctx->opcode)); \ |
1212 | 1259 |
gen_op_load_gpr_T1(rB(ctx->opcode)); \ |
1213 |
gen_op_lf##width##x(rD(ctx->opcode)); \ |
|
1260 |
gen_op_lf##width##x_FT0(); \ |
|
1261 |
gen_op_store_FT0_fpr(rD(ctx->opcode));\ |
|
1214 | 1262 |
gen_op_store_T0_gpr(rA(ctx->opcode)); \ |
1215 | 1263 |
SET_RETVAL(0); \ |
1216 | 1264 |
} |
... | ... | |
1220 | 1268 |
{ \ |
1221 | 1269 |
if (rA(ctx->opcode) == 0) { \ |
1222 | 1270 |
gen_op_load_gpr_T0(rB(ctx->opcode)); \ |
1223 |
gen_op_lf##width##x_z(rD(ctx->opcode)); \
|
|
1271 |
gen_op_lf##width##x_z_FT0(); \
|
|
1224 | 1272 |
} else { \ |
1225 | 1273 |
gen_op_load_gpr_T0(rA(ctx->opcode)); \ |
1226 | 1274 |
gen_op_load_gpr_T1(rB(ctx->opcode)); \ |
1227 |
gen_op_lf##width##x(rD(ctx->opcode)); \
|
|
1275 |
gen_op_lf##width##x_FT0(); \
|
|
1228 | 1276 |
} \ |
1277 |
gen_op_store_FT0_fpr(rD(ctx->opcode));\ |
|
1229 | 1278 |
SET_RETVAL(0); \ |
1230 | 1279 |
} |
1231 | 1280 |
|
... | ... | |
1238 | 1287 |
/* lfd lfdu lfdux lfdx */ |
1239 | 1288 |
GEN_LDF(d, 0x12); |
1240 | 1289 |
/* lfs lfsu lfsux lfsx */ |
1241 |
#define gen_op_lfs_z(a, b) |
|
1242 |
#define gen_op_lfs(a, b) |
|
1243 |
#define gen_op_lfsx_z(a) |
|
1244 |
#define gen_op_lfsx(a) |
|
1245 | 1290 |
GEN_LDF(s, 0x10); |
1246 | 1291 |
|
1247 | 1292 |
/*** Floating-point store ***/ |
... | ... | |
1249 | 1294 |
GEN_HANDLER(stf##width, opc, 0xFF, 0xFF, 0x00000000, PPC_FLOAT) \ |
1250 | 1295 |
{ \ |
1251 | 1296 |
uint32_t simm = SIMM(ctx->opcode); \ |
1297 |
gen_op_load_FT0_fpr(rS(ctx->opcode));\ |
|
1252 | 1298 |
if (rA(ctx->opcode) == 0) { \ |
1253 |
gen_op_stf##width##_z(simm, rS(ctx->opcode)); \
|
|
1299 |
gen_op_stf##width##_z_FT0(simm); \
|
|
1254 | 1300 |
} else { \ |
1255 | 1301 |
gen_op_load_gpr_T0(rA(ctx->opcode)); \ |
1256 |
gen_op_stf##width(simm, rS(ctx->opcode)); \
|
|
1302 |
gen_op_stf##width##_FT0(simm); \
|
|
1257 | 1303 |
} \ |
1258 | 1304 |
SET_RETVAL(0); \ |
1259 | 1305 |
} |
... | ... | |
1264 | 1310 |
if (rA(ctx->opcode) == 0) \ |
1265 | 1311 |
SET_RETVAL(EXCP_INVAL); \ |
1266 | 1312 |
gen_op_load_gpr_T0(rA(ctx->opcode)); \ |
1267 |
gen_op_stf##width(SIMM(ctx->opcode), rS(ctx->opcode)); \ |
|
1313 |
gen_op_load_FT0_fpr(rS(ctx->opcode));\ |
|
1314 |
gen_op_stf##width##_FT0(SIMM(ctx->opcode)); \ |
|
1268 | 1315 |
gen_op_store_T0_gpr(rA(ctx->opcode)); \ |
1269 | 1316 |
SET_RETVAL(0); \ |
1270 | 1317 |
} |
... | ... | |
1276 | 1323 |
SET_RETVAL(EXCP_INVAL); \ |
1277 | 1324 |
gen_op_load_gpr_T0(rA(ctx->opcode)); \ |
1278 | 1325 |
gen_op_load_gpr_T1(rB(ctx->opcode)); \ |
1279 |
gen_op_stf##width##x(rS(ctx->opcode)); \ |
|
1326 |
gen_op_load_FT0_fpr(rS(ctx->opcode));\ |
|
1327 |
gen_op_stf##width##x_FT0(); \ |
|
1280 | 1328 |
gen_op_store_T0_gpr(rA(ctx->opcode)); \ |
1281 | 1329 |
SET_RETVAL(0); \ |
1282 | 1330 |
} |
... | ... | |
1284 | 1332 |
#define GEN_STFX(width, opc) \ |
1285 | 1333 |
GEN_HANDLER(stf##width##x, 0x1F, 0x17, opc, 0x00000001, PPC_FLOAT) \ |
1286 | 1334 |
{ \ |
1335 |
gen_op_load_FT0_fpr(rS(ctx->opcode));\ |
|
1287 | 1336 |
if (rA(ctx->opcode) == 0) { \ |
1288 | 1337 |
gen_op_load_gpr_T0(rB(ctx->opcode)); \ |
1289 |
gen_op_stf##width##x_z(rS(ctx->opcode)); \
|
|
1338 |
gen_op_stf##width##x_z_FT0(); \
|
|
1290 | 1339 |
} else { \ |
1291 | 1340 |
gen_op_load_gpr_T0(rA(ctx->opcode)); \ |
1292 | 1341 |
gen_op_load_gpr_T1(rB(ctx->opcode)); \ |
1293 |
gen_op_stf##width##x(rS(ctx->opcode)); \
|
|
1342 |
gen_op_stf##width##x_FT0(); \
|
|
1294 | 1343 |
} \ |
1295 | 1344 |
SET_RETVAL(0); \ |
1296 | 1345 |
} |
... | ... | |
1304 | 1353 |
/* stfd stfdu stfdux stfdx */ |
1305 | 1354 |
GEN_STOF(d, 0x16); |
1306 | 1355 |
/* stfs stfsu stfsux stfsx */ |
1307 |
#define gen_op_stfs_z(a, b) |
|
1308 |
#define gen_op_stfs(a, b) |
|
1309 |
#define gen_op_stfsx_z(a) |
|
1310 |
#define gen_op_stfsx(a) |
|
1311 | 1356 |
GEN_STOF(s, 0x14); |
1312 | 1357 |
|
1313 | 1358 |
/* Optional: */ |
Also available in: Unified diff