Statistics
| Branch: | Revision:

root / target-xtensa @ 2a2af967

Name Size
  core-dc232b
  core-fsf
core-dc232b.c 571 Bytes
core-fsf.c 470 Bytes
cpu.h 11.5 kB
helper.c 16 kB
helpers.h 997 Bytes
machine.c 1.7 kB
op_helper.c 18.3 kB
overlay_tool.h 16.4 kB
translate.c 79.3 kB

Latest revisions

# Date Author Comment
0fdd2e1d 11/26/2011 11:44 am Max Filippov

target-xtensa: fix MMUv3 initialization

- ITLB/DTLB ways 5 and 6 have 4 and 8 entries respectively;
- ITLB/DTLB way 6 attr field is set to 3 on reset.

Signed-off-by: Max Filippov <>
Signed-off-by: Blue Swirl <>
0c852e17 11/02/2011 03:05 am Max Filippov

target-xtensa: handle cache options in the overlay tool

Cache options must be enabled for the cores that have cache to avoid
illegal instruction exceptions.

Signed-off-by: Max Filippov <>
6b814719 11/02/2011 03:05 am Max Filippov

target-xtensa: raise an exception for invalid and reserved opcodes

This includes opcodes from disabled features and those marked reserved in the ISA.
Also end TB on opcodes that definitely generate an exception: illegal
instructions, syscall and privileged instructions....
53a72dfd 11/02/2011 03:05 am Max Filippov

target-xtensa: mask out undefined bits of WINDOWSTART SR

According to ISA, table 5-156, bits 32:NAREG/4 of the WINDOWSTART SR
must be zero.

Signed-off-by: Max Filippov <>
935f7a2b 10/16/2011 01:40 pm Max Filippov

target-xtensa: add fsf core

This is FSF big endian core implemented through linux overlay.

Signed-off-by: Max Filippov <>
Signed-off-by: Blue Swirl <>
53add759 10/16/2011 01:40 pm Max Filippov

target-xtensa: add dc232b core

This is Diamond 232L Standard Core Rev.B (LE), implemented through
linux/gdb overlay.

Signed-off-by: Max Filippov <>
Signed-off-by: Blue Swirl <>
ac8b7db4 10/16/2011 01:39 pm Max Filippov

target-xtensa: extract core configuration from overlay

Introduce overlay_tool.h that defines core configuration blocks from
data available in the linux architecture variant overlay.

Overlay data is automatically generated in the core configuration
process by Tensilica tools and can be directly converted to qemu xtensa...
b8929a54 10/16/2011 01:39 pm Max Filippov

target-xtensa: implement external interrupt mapping

Xtensa cores may have different mapping of external interrupt pins to
internal IRQ numers. Implement API to acquire core IRQ by its external
interrupt number.

Signed-off-by: Max Filippov <>...
63f95e4c 10/16/2011 01:39 pm Max Filippov

target-xtensa: remove hand-written xtensa cores implementations

Signed-off-by: Max Filippov <>
Signed-off-by: Blue Swirl <>
7f65f4b0 10/16/2011 01:39 pm Max Filippov

target-xtensa: increase xtensa options accuracy

- add separate options for each operation in the MISC_OP;
- add an option for MULSH/MULUH;
- put S32C1I under conditional store option.

Signed-off-by: Max Filippov <>
Signed-off-by: Blue Swirl <>

View revisions

Also available in: Atom