root / target-i386 / translate.c @ 2e21e749
History | View | Annotate | Download (257.7 kB)
1 | 2c0262af | bellard | /*
|
---|---|---|---|
2 | 2c0262af | bellard | * i386 translation
|
3 | 5fafdf24 | ths | *
|
4 | 2c0262af | bellard | * Copyright (c) 2003 Fabrice Bellard
|
5 | 2c0262af | bellard | *
|
6 | 2c0262af | bellard | * This library is free software; you can redistribute it and/or
|
7 | 2c0262af | bellard | * modify it under the terms of the GNU Lesser General Public
|
8 | 2c0262af | bellard | * License as published by the Free Software Foundation; either
|
9 | 2c0262af | bellard | * version 2 of the License, or (at your option) any later version.
|
10 | 2c0262af | bellard | *
|
11 | 2c0262af | bellard | * This library is distributed in the hope that it will be useful,
|
12 | 2c0262af | bellard | * but WITHOUT ANY WARRANTY; without even the implied warranty of
|
13 | 2c0262af | bellard | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
14 | 2c0262af | bellard | * Lesser General Public License for more details.
|
15 | 2c0262af | bellard | *
|
16 | 2c0262af | bellard | * You should have received a copy of the GNU Lesser General Public
|
17 | 8167ee88 | Blue Swirl | * License along with this library; if not, see <http://www.gnu.org/licenses/>.
|
18 | 2c0262af | bellard | */
|
19 | 2c0262af | bellard | #include <stdarg.h> |
20 | 2c0262af | bellard | #include <stdlib.h> |
21 | 2c0262af | bellard | #include <stdio.h> |
22 | 2c0262af | bellard | #include <string.h> |
23 | 2c0262af | bellard | #include <inttypes.h> |
24 | 2c0262af | bellard | #include <signal.h> |
25 | 2c0262af | bellard | |
26 | 2c0262af | bellard | #include "cpu.h" |
27 | 2c0262af | bellard | #include "exec-all.h" |
28 | 2c0262af | bellard | #include "disas.h" |
29 | 57fec1fe | bellard | #include "tcg-op.h" |
30 | 2c0262af | bellard | |
31 | a7812ae4 | pbrook | #include "helper.h" |
32 | a7812ae4 | pbrook | #define GEN_HELPER 1 |
33 | a7812ae4 | pbrook | #include "helper.h" |
34 | a7812ae4 | pbrook | |
35 | 2c0262af | bellard | #define PREFIX_REPZ 0x01 |
36 | 2c0262af | bellard | #define PREFIX_REPNZ 0x02 |
37 | 2c0262af | bellard | #define PREFIX_LOCK 0x04 |
38 | 2c0262af | bellard | #define PREFIX_DATA 0x08 |
39 | 2c0262af | bellard | #define PREFIX_ADR 0x10 |
40 | 2c0262af | bellard | |
41 | 14ce26e7 | bellard | #ifdef TARGET_X86_64
|
42 | 14ce26e7 | bellard | #define X86_64_ONLY(x) x
|
43 | 001faf32 | Blue Swirl | #define X86_64_DEF(...) __VA_ARGS__
|
44 | 14ce26e7 | bellard | #define CODE64(s) ((s)->code64)
|
45 | 14ce26e7 | bellard | #define REX_X(s) ((s)->rex_x)
|
46 | 14ce26e7 | bellard | #define REX_B(s) ((s)->rex_b)
|
47 | 14ce26e7 | bellard | /* XXX: gcc generates push/pop in some opcodes, so we cannot use them */
|
48 | 14ce26e7 | bellard | #if 1 |
49 | 14ce26e7 | bellard | #define BUGGY_64(x) NULL |
50 | 14ce26e7 | bellard | #endif
|
51 | 14ce26e7 | bellard | #else
|
52 | 14ce26e7 | bellard | #define X86_64_ONLY(x) NULL |
53 | 001faf32 | Blue Swirl | #define X86_64_DEF(...)
|
54 | 14ce26e7 | bellard | #define CODE64(s) 0 |
55 | 14ce26e7 | bellard | #define REX_X(s) 0 |
56 | 14ce26e7 | bellard | #define REX_B(s) 0 |
57 | 14ce26e7 | bellard | #endif
|
58 | 14ce26e7 | bellard | |
59 | 57fec1fe | bellard | //#define MACRO_TEST 1
|
60 | 57fec1fe | bellard | |
61 | 57fec1fe | bellard | /* global register indexes */
|
62 | a7812ae4 | pbrook | static TCGv_ptr cpu_env;
|
63 | a7812ae4 | pbrook | static TCGv cpu_A0, cpu_cc_src, cpu_cc_dst, cpu_cc_tmp;
|
64 | a7812ae4 | pbrook | static TCGv_i32 cpu_cc_op;
|
65 | cc739bb0 | Laurent Desnogues | static TCGv cpu_regs[CPU_NB_REGS];
|
66 | 1e4840bf | bellard | /* local temps */
|
67 | 1e4840bf | bellard | static TCGv cpu_T[2], cpu_T3; |
68 | 57fec1fe | bellard | /* local register indexes (only used inside old micro ops) */
|
69 | a7812ae4 | pbrook | static TCGv cpu_tmp0, cpu_tmp4;
|
70 | a7812ae4 | pbrook | static TCGv_ptr cpu_ptr0, cpu_ptr1;
|
71 | a7812ae4 | pbrook | static TCGv_i32 cpu_tmp2_i32, cpu_tmp3_i32;
|
72 | a7812ae4 | pbrook | static TCGv_i64 cpu_tmp1_i64;
|
73 | bedda79c | Aurelien Jarno | static TCGv cpu_tmp5;
|
74 | 57fec1fe | bellard | |
75 | 2e70f6ef | pbrook | #include "gen-icount.h" |
76 | 2e70f6ef | pbrook | |
77 | 57fec1fe | bellard | #ifdef TARGET_X86_64
|
78 | 57fec1fe | bellard | static int x86_64_hregs; |
79 | ae063a68 | bellard | #endif
|
80 | ae063a68 | bellard | |
81 | 2c0262af | bellard | typedef struct DisasContext { |
82 | 2c0262af | bellard | /* current insn context */
|
83 | 2c0262af | bellard | int override; /* -1 if no override */ |
84 | 2c0262af | bellard | int prefix;
|
85 | 2c0262af | bellard | int aflag, dflag;
|
86 | 14ce26e7 | bellard | target_ulong pc; /* pc = eip + cs_base */
|
87 | 2c0262af | bellard | int is_jmp; /* 1 = means jump (stop translation), 2 means CPU |
88 | 2c0262af | bellard | static state change (stop translation) */
|
89 | 2c0262af | bellard | /* current block context */
|
90 | 14ce26e7 | bellard | target_ulong cs_base; /* base of CS segment */
|
91 | 2c0262af | bellard | int pe; /* protected mode */ |
92 | 2c0262af | bellard | int code32; /* 32 bit code segment */ |
93 | 14ce26e7 | bellard | #ifdef TARGET_X86_64
|
94 | 14ce26e7 | bellard | int lma; /* long mode active */ |
95 | 14ce26e7 | bellard | int code64; /* 64 bit code segment */ |
96 | 14ce26e7 | bellard | int rex_x, rex_b;
|
97 | 14ce26e7 | bellard | #endif
|
98 | 2c0262af | bellard | int ss32; /* 32 bit stack segment */ |
99 | 2c0262af | bellard | int cc_op; /* current CC operation */ |
100 | 2c0262af | bellard | int addseg; /* non zero if either DS/ES/SS have a non zero base */ |
101 | 2c0262af | bellard | int f_st; /* currently unused */ |
102 | 2c0262af | bellard | int vm86; /* vm86 mode */ |
103 | 2c0262af | bellard | int cpl;
|
104 | 2c0262af | bellard | int iopl;
|
105 | 2c0262af | bellard | int tf; /* TF cpu flag */ |
106 | 34865134 | bellard | int singlestep_enabled; /* "hardware" single step enabled */ |
107 | 2c0262af | bellard | int jmp_opt; /* use direct block chaining for direct jumps */ |
108 | 2c0262af | bellard | int mem_index; /* select memory access functions */ |
109 | c068688b | j_mayer | uint64_t flags; /* all execution flags */
|
110 | 2c0262af | bellard | struct TranslationBlock *tb;
|
111 | 2c0262af | bellard | int popl_esp_hack; /* for correct popl with esp base handling */ |
112 | 14ce26e7 | bellard | int rip_offset; /* only used in x86_64, but left for simplicity */ |
113 | 14ce26e7 | bellard | int cpuid_features;
|
114 | 3d7374c5 | bellard | int cpuid_ext_features;
|
115 | e771edab | aurel32 | int cpuid_ext2_features;
|
116 | 12e26b75 | bellard | int cpuid_ext3_features;
|
117 | 2c0262af | bellard | } DisasContext; |
118 | 2c0262af | bellard | |
119 | 2c0262af | bellard | static void gen_eob(DisasContext *s); |
120 | 14ce26e7 | bellard | static void gen_jmp(DisasContext *s, target_ulong eip); |
121 | 14ce26e7 | bellard | static void gen_jmp_tb(DisasContext *s, target_ulong eip, int tb_num); |
122 | 2c0262af | bellard | |
123 | 2c0262af | bellard | /* i386 arith/logic operations */
|
124 | 2c0262af | bellard | enum {
|
125 | 5fafdf24 | ths | OP_ADDL, |
126 | 5fafdf24 | ths | OP_ORL, |
127 | 5fafdf24 | ths | OP_ADCL, |
128 | 2c0262af | bellard | OP_SBBL, |
129 | 5fafdf24 | ths | OP_ANDL, |
130 | 5fafdf24 | ths | OP_SUBL, |
131 | 5fafdf24 | ths | OP_XORL, |
132 | 2c0262af | bellard | OP_CMPL, |
133 | 2c0262af | bellard | }; |
134 | 2c0262af | bellard | |
135 | 2c0262af | bellard | /* i386 shift ops */
|
136 | 2c0262af | bellard | enum {
|
137 | 5fafdf24 | ths | OP_ROL, |
138 | 5fafdf24 | ths | OP_ROR, |
139 | 5fafdf24 | ths | OP_RCL, |
140 | 5fafdf24 | ths | OP_RCR, |
141 | 5fafdf24 | ths | OP_SHL, |
142 | 5fafdf24 | ths | OP_SHR, |
143 | 2c0262af | bellard | OP_SHL1, /* undocumented */
|
144 | 2c0262af | bellard | OP_SAR = 7,
|
145 | 2c0262af | bellard | }; |
146 | 2c0262af | bellard | |
147 | 8e1c85e3 | bellard | enum {
|
148 | 8e1c85e3 | bellard | JCC_O, |
149 | 8e1c85e3 | bellard | JCC_B, |
150 | 8e1c85e3 | bellard | JCC_Z, |
151 | 8e1c85e3 | bellard | JCC_BE, |
152 | 8e1c85e3 | bellard | JCC_S, |
153 | 8e1c85e3 | bellard | JCC_P, |
154 | 8e1c85e3 | bellard | JCC_L, |
155 | 8e1c85e3 | bellard | JCC_LE, |
156 | 8e1c85e3 | bellard | }; |
157 | 8e1c85e3 | bellard | |
158 | 2c0262af | bellard | /* operand size */
|
159 | 2c0262af | bellard | enum {
|
160 | 2c0262af | bellard | OT_BYTE = 0,
|
161 | 2c0262af | bellard | OT_WORD, |
162 | 5fafdf24 | ths | OT_LONG, |
163 | 2c0262af | bellard | OT_QUAD, |
164 | 2c0262af | bellard | }; |
165 | 2c0262af | bellard | |
166 | 2c0262af | bellard | enum {
|
167 | 2c0262af | bellard | /* I386 int registers */
|
168 | 2c0262af | bellard | OR_EAX, /* MUST be even numbered */
|
169 | 2c0262af | bellard | OR_ECX, |
170 | 2c0262af | bellard | OR_EDX, |
171 | 2c0262af | bellard | OR_EBX, |
172 | 2c0262af | bellard | OR_ESP, |
173 | 2c0262af | bellard | OR_EBP, |
174 | 2c0262af | bellard | OR_ESI, |
175 | 2c0262af | bellard | OR_EDI, |
176 | 14ce26e7 | bellard | |
177 | 14ce26e7 | bellard | OR_TMP0 = 16, /* temporary operand register */ |
178 | 2c0262af | bellard | OR_TMP1, |
179 | 2c0262af | bellard | OR_A0, /* temporary register used when doing address evaluation */
|
180 | 2c0262af | bellard | }; |
181 | 2c0262af | bellard | |
182 | 57fec1fe | bellard | static inline void gen_op_movl_T0_0(void) |
183 | 57fec1fe | bellard | { |
184 | 57fec1fe | bellard | tcg_gen_movi_tl(cpu_T[0], 0); |
185 | 57fec1fe | bellard | } |
186 | 57fec1fe | bellard | |
187 | 57fec1fe | bellard | static inline void gen_op_movl_T0_im(int32_t val) |
188 | 57fec1fe | bellard | { |
189 | 57fec1fe | bellard | tcg_gen_movi_tl(cpu_T[0], val);
|
190 | 57fec1fe | bellard | } |
191 | 57fec1fe | bellard | |
192 | 57fec1fe | bellard | static inline void gen_op_movl_T0_imu(uint32_t val) |
193 | 57fec1fe | bellard | { |
194 | 57fec1fe | bellard | tcg_gen_movi_tl(cpu_T[0], val);
|
195 | 57fec1fe | bellard | } |
196 | 57fec1fe | bellard | |
197 | 57fec1fe | bellard | static inline void gen_op_movl_T1_im(int32_t val) |
198 | 57fec1fe | bellard | { |
199 | 57fec1fe | bellard | tcg_gen_movi_tl(cpu_T[1], val);
|
200 | 57fec1fe | bellard | } |
201 | 57fec1fe | bellard | |
202 | 57fec1fe | bellard | static inline void gen_op_movl_T1_imu(uint32_t val) |
203 | 57fec1fe | bellard | { |
204 | 57fec1fe | bellard | tcg_gen_movi_tl(cpu_T[1], val);
|
205 | 57fec1fe | bellard | } |
206 | 57fec1fe | bellard | |
207 | 57fec1fe | bellard | static inline void gen_op_movl_A0_im(uint32_t val) |
208 | 57fec1fe | bellard | { |
209 | 57fec1fe | bellard | tcg_gen_movi_tl(cpu_A0, val); |
210 | 57fec1fe | bellard | } |
211 | 57fec1fe | bellard | |
212 | 57fec1fe | bellard | #ifdef TARGET_X86_64
|
213 | 57fec1fe | bellard | static inline void gen_op_movq_A0_im(int64_t val) |
214 | 57fec1fe | bellard | { |
215 | 57fec1fe | bellard | tcg_gen_movi_tl(cpu_A0, val); |
216 | 57fec1fe | bellard | } |
217 | 57fec1fe | bellard | #endif
|
218 | 57fec1fe | bellard | |
219 | 57fec1fe | bellard | static inline void gen_movtl_T0_im(target_ulong val) |
220 | 57fec1fe | bellard | { |
221 | 57fec1fe | bellard | tcg_gen_movi_tl(cpu_T[0], val);
|
222 | 57fec1fe | bellard | } |
223 | 57fec1fe | bellard | |
224 | 57fec1fe | bellard | static inline void gen_movtl_T1_im(target_ulong val) |
225 | 57fec1fe | bellard | { |
226 | 57fec1fe | bellard | tcg_gen_movi_tl(cpu_T[1], val);
|
227 | 57fec1fe | bellard | } |
228 | 57fec1fe | bellard | |
229 | 57fec1fe | bellard | static inline void gen_op_andl_T0_ffff(void) |
230 | 57fec1fe | bellard | { |
231 | 57fec1fe | bellard | tcg_gen_andi_tl(cpu_T[0], cpu_T[0], 0xffff); |
232 | 57fec1fe | bellard | } |
233 | 57fec1fe | bellard | |
234 | 57fec1fe | bellard | static inline void gen_op_andl_T0_im(uint32_t val) |
235 | 57fec1fe | bellard | { |
236 | 57fec1fe | bellard | tcg_gen_andi_tl(cpu_T[0], cpu_T[0], val); |
237 | 57fec1fe | bellard | } |
238 | 57fec1fe | bellard | |
239 | 57fec1fe | bellard | static inline void gen_op_movl_T0_T1(void) |
240 | 57fec1fe | bellard | { |
241 | 57fec1fe | bellard | tcg_gen_mov_tl(cpu_T[0], cpu_T[1]); |
242 | 57fec1fe | bellard | } |
243 | 57fec1fe | bellard | |
244 | 57fec1fe | bellard | static inline void gen_op_andl_A0_ffff(void) |
245 | 57fec1fe | bellard | { |
246 | 57fec1fe | bellard | tcg_gen_andi_tl(cpu_A0, cpu_A0, 0xffff);
|
247 | 57fec1fe | bellard | } |
248 | 57fec1fe | bellard | |
249 | 14ce26e7 | bellard | #ifdef TARGET_X86_64
|
250 | 14ce26e7 | bellard | |
251 | 14ce26e7 | bellard | #define NB_OP_SIZES 4 |
252 | 14ce26e7 | bellard | |
253 | 14ce26e7 | bellard | #else /* !TARGET_X86_64 */ |
254 | 14ce26e7 | bellard | |
255 | 14ce26e7 | bellard | #define NB_OP_SIZES 3 |
256 | 14ce26e7 | bellard | |
257 | 14ce26e7 | bellard | #endif /* !TARGET_X86_64 */ |
258 | 14ce26e7 | bellard | |
259 | e2542fe2 | Juan Quintela | #if defined(HOST_WORDS_BIGENDIAN)
|
260 | 57fec1fe | bellard | #define REG_B_OFFSET (sizeof(target_ulong) - 1) |
261 | 57fec1fe | bellard | #define REG_H_OFFSET (sizeof(target_ulong) - 2) |
262 | 57fec1fe | bellard | #define REG_W_OFFSET (sizeof(target_ulong) - 2) |
263 | 57fec1fe | bellard | #define REG_L_OFFSET (sizeof(target_ulong) - 4) |
264 | 57fec1fe | bellard | #define REG_LH_OFFSET (sizeof(target_ulong) - 8) |
265 | 14ce26e7 | bellard | #else
|
266 | 57fec1fe | bellard | #define REG_B_OFFSET 0 |
267 | 57fec1fe | bellard | #define REG_H_OFFSET 1 |
268 | 57fec1fe | bellard | #define REG_W_OFFSET 0 |
269 | 57fec1fe | bellard | #define REG_L_OFFSET 0 |
270 | 57fec1fe | bellard | #define REG_LH_OFFSET 4 |
271 | 14ce26e7 | bellard | #endif
|
272 | 57fec1fe | bellard | |
273 | 1e4840bf | bellard | static inline void gen_op_mov_reg_v(int ot, int reg, TCGv t0) |
274 | 57fec1fe | bellard | { |
275 | cc739bb0 | Laurent Desnogues | TCGv tmp; |
276 | cc739bb0 | Laurent Desnogues | |
277 | 57fec1fe | bellard | switch(ot) {
|
278 | 57fec1fe | bellard | case OT_BYTE:
|
279 | cc739bb0 | Laurent Desnogues | tmp = tcg_temp_new(); |
280 | cc739bb0 | Laurent Desnogues | tcg_gen_ext8u_tl(tmp, t0); |
281 | 57fec1fe | bellard | if (reg < 4 X86_64_DEF( || reg >= 8 || x86_64_hregs)) { |
282 | cc739bb0 | Laurent Desnogues | tcg_gen_andi_tl(cpu_regs[reg], cpu_regs[reg], ~0xff);
|
283 | cc739bb0 | Laurent Desnogues | tcg_gen_or_tl(cpu_regs[reg], cpu_regs[reg], tmp); |
284 | 57fec1fe | bellard | } else {
|
285 | cc739bb0 | Laurent Desnogues | tcg_gen_shli_tl(tmp, tmp, 8);
|
286 | cc739bb0 | Laurent Desnogues | tcg_gen_andi_tl(cpu_regs[reg - 4], cpu_regs[reg - 4], ~0xff00); |
287 | cc739bb0 | Laurent Desnogues | tcg_gen_or_tl(cpu_regs[reg - 4], cpu_regs[reg - 4], tmp); |
288 | 57fec1fe | bellard | } |
289 | cc739bb0 | Laurent Desnogues | tcg_temp_free(tmp); |
290 | 57fec1fe | bellard | break;
|
291 | 57fec1fe | bellard | case OT_WORD:
|
292 | cc739bb0 | Laurent Desnogues | tmp = tcg_temp_new(); |
293 | cc739bb0 | Laurent Desnogues | tcg_gen_ext16u_tl(tmp, t0); |
294 | cc739bb0 | Laurent Desnogues | tcg_gen_andi_tl(cpu_regs[reg], cpu_regs[reg], ~0xffff);
|
295 | cc739bb0 | Laurent Desnogues | tcg_gen_or_tl(cpu_regs[reg], cpu_regs[reg], tmp); |
296 | cc739bb0 | Laurent Desnogues | tcg_temp_free(tmp); |
297 | 57fec1fe | bellard | break;
|
298 | cc739bb0 | Laurent Desnogues | default: /* XXX this shouldn't be reached; abort? */ |
299 | 57fec1fe | bellard | case OT_LONG:
|
300 | cc739bb0 | Laurent Desnogues | /* For x86_64, this sets the higher half of register to zero.
|
301 | cc739bb0 | Laurent Desnogues | For i386, this is equivalent to a mov. */
|
302 | cc739bb0 | Laurent Desnogues | tcg_gen_ext32u_tl(cpu_regs[reg], t0); |
303 | 57fec1fe | bellard | break;
|
304 | cc739bb0 | Laurent Desnogues | #ifdef TARGET_X86_64
|
305 | 57fec1fe | bellard | case OT_QUAD:
|
306 | cc739bb0 | Laurent Desnogues | tcg_gen_mov_tl(cpu_regs[reg], t0); |
307 | 57fec1fe | bellard | break;
|
308 | 14ce26e7 | bellard | #endif
|
309 | 57fec1fe | bellard | } |
310 | 57fec1fe | bellard | } |
311 | 2c0262af | bellard | |
312 | 57fec1fe | bellard | static inline void gen_op_mov_reg_T0(int ot, int reg) |
313 | 57fec1fe | bellard | { |
314 | 1e4840bf | bellard | gen_op_mov_reg_v(ot, reg, cpu_T[0]);
|
315 | 57fec1fe | bellard | } |
316 | 57fec1fe | bellard | |
317 | 57fec1fe | bellard | static inline void gen_op_mov_reg_T1(int ot, int reg) |
318 | 57fec1fe | bellard | { |
319 | 1e4840bf | bellard | gen_op_mov_reg_v(ot, reg, cpu_T[1]);
|
320 | 57fec1fe | bellard | } |
321 | 57fec1fe | bellard | |
322 | 57fec1fe | bellard | static inline void gen_op_mov_reg_A0(int size, int reg) |
323 | 57fec1fe | bellard | { |
324 | cc739bb0 | Laurent Desnogues | TCGv tmp; |
325 | cc739bb0 | Laurent Desnogues | |
326 | 57fec1fe | bellard | switch(size) {
|
327 | 57fec1fe | bellard | case 0: |
328 | cc739bb0 | Laurent Desnogues | tmp = tcg_temp_new(); |
329 | cc739bb0 | Laurent Desnogues | tcg_gen_ext16u_tl(tmp, cpu_A0); |
330 | cc739bb0 | Laurent Desnogues | tcg_gen_andi_tl(cpu_regs[reg], cpu_regs[reg], ~0xffff);
|
331 | cc739bb0 | Laurent Desnogues | tcg_gen_or_tl(cpu_regs[reg], cpu_regs[reg], tmp); |
332 | cc739bb0 | Laurent Desnogues | tcg_temp_free(tmp); |
333 | 57fec1fe | bellard | break;
|
334 | cc739bb0 | Laurent Desnogues | default: /* XXX this shouldn't be reached; abort? */ |
335 | 57fec1fe | bellard | case 1: |
336 | cc739bb0 | Laurent Desnogues | /* For x86_64, this sets the higher half of register to zero.
|
337 | cc739bb0 | Laurent Desnogues | For i386, this is equivalent to a mov. */
|
338 | cc739bb0 | Laurent Desnogues | tcg_gen_ext32u_tl(cpu_regs[reg], cpu_A0); |
339 | 57fec1fe | bellard | break;
|
340 | cc739bb0 | Laurent Desnogues | #ifdef TARGET_X86_64
|
341 | 57fec1fe | bellard | case 2: |
342 | cc739bb0 | Laurent Desnogues | tcg_gen_mov_tl(cpu_regs[reg], cpu_A0); |
343 | 57fec1fe | bellard | break;
|
344 | 14ce26e7 | bellard | #endif
|
345 | 57fec1fe | bellard | } |
346 | 57fec1fe | bellard | } |
347 | 57fec1fe | bellard | |
348 | 1e4840bf | bellard | static inline void gen_op_mov_v_reg(int ot, TCGv t0, int reg) |
349 | 57fec1fe | bellard | { |
350 | 57fec1fe | bellard | switch(ot) {
|
351 | 57fec1fe | bellard | case OT_BYTE:
|
352 | 57fec1fe | bellard | if (reg < 4 X86_64_DEF( || reg >= 8 || x86_64_hregs)) { |
353 | 57fec1fe | bellard | goto std_case;
|
354 | 57fec1fe | bellard | } else {
|
355 | cc739bb0 | Laurent Desnogues | tcg_gen_shri_tl(t0, cpu_regs[reg - 4], 8); |
356 | cc739bb0 | Laurent Desnogues | tcg_gen_ext8u_tl(t0, t0); |
357 | 57fec1fe | bellard | } |
358 | 57fec1fe | bellard | break;
|
359 | 57fec1fe | bellard | default:
|
360 | 57fec1fe | bellard | std_case:
|
361 | cc739bb0 | Laurent Desnogues | tcg_gen_mov_tl(t0, cpu_regs[reg]); |
362 | 57fec1fe | bellard | break;
|
363 | 57fec1fe | bellard | } |
364 | 57fec1fe | bellard | } |
365 | 57fec1fe | bellard | |
366 | 1e4840bf | bellard | static inline void gen_op_mov_TN_reg(int ot, int t_index, int reg) |
367 | 1e4840bf | bellard | { |
368 | 1e4840bf | bellard | gen_op_mov_v_reg(ot, cpu_T[t_index], reg); |
369 | 1e4840bf | bellard | } |
370 | 1e4840bf | bellard | |
371 | 57fec1fe | bellard | static inline void gen_op_movl_A0_reg(int reg) |
372 | 57fec1fe | bellard | { |
373 | cc739bb0 | Laurent Desnogues | tcg_gen_mov_tl(cpu_A0, cpu_regs[reg]); |
374 | 57fec1fe | bellard | } |
375 | 57fec1fe | bellard | |
376 | 57fec1fe | bellard | static inline void gen_op_addl_A0_im(int32_t val) |
377 | 57fec1fe | bellard | { |
378 | 57fec1fe | bellard | tcg_gen_addi_tl(cpu_A0, cpu_A0, val); |
379 | 14ce26e7 | bellard | #ifdef TARGET_X86_64
|
380 | 57fec1fe | bellard | tcg_gen_andi_tl(cpu_A0, cpu_A0, 0xffffffff);
|
381 | 14ce26e7 | bellard | #endif
|
382 | 57fec1fe | bellard | } |
383 | 2c0262af | bellard | |
384 | 14ce26e7 | bellard | #ifdef TARGET_X86_64
|
385 | 57fec1fe | bellard | static inline void gen_op_addq_A0_im(int64_t val) |
386 | 57fec1fe | bellard | { |
387 | 57fec1fe | bellard | tcg_gen_addi_tl(cpu_A0, cpu_A0, val); |
388 | 57fec1fe | bellard | } |
389 | 14ce26e7 | bellard | #endif
|
390 | 57fec1fe | bellard | |
391 | 57fec1fe | bellard | static void gen_add_A0_im(DisasContext *s, int val) |
392 | 57fec1fe | bellard | { |
393 | 57fec1fe | bellard | #ifdef TARGET_X86_64
|
394 | 57fec1fe | bellard | if (CODE64(s))
|
395 | 57fec1fe | bellard | gen_op_addq_A0_im(val); |
396 | 57fec1fe | bellard | else
|
397 | 57fec1fe | bellard | #endif
|
398 | 57fec1fe | bellard | gen_op_addl_A0_im(val); |
399 | 57fec1fe | bellard | } |
400 | 2c0262af | bellard | |
401 | 57fec1fe | bellard | static inline void gen_op_addl_T0_T1(void) |
402 | 2c0262af | bellard | { |
403 | 57fec1fe | bellard | tcg_gen_add_tl(cpu_T[0], cpu_T[0], cpu_T[1]); |
404 | 57fec1fe | bellard | } |
405 | 57fec1fe | bellard | |
406 | 57fec1fe | bellard | static inline void gen_op_jmp_T0(void) |
407 | 57fec1fe | bellard | { |
408 | 57fec1fe | bellard | tcg_gen_st_tl(cpu_T[0], cpu_env, offsetof(CPUState, eip));
|
409 | 57fec1fe | bellard | } |
410 | 57fec1fe | bellard | |
411 | 6e0d8677 | bellard | static inline void gen_op_add_reg_im(int size, int reg, int32_t val) |
412 | 57fec1fe | bellard | { |
413 | 6e0d8677 | bellard | switch(size) {
|
414 | 6e0d8677 | bellard | case 0: |
415 | cc739bb0 | Laurent Desnogues | tcg_gen_addi_tl(cpu_tmp0, cpu_regs[reg], val); |
416 | cc739bb0 | Laurent Desnogues | tcg_gen_ext16u_tl(cpu_tmp0, cpu_tmp0); |
417 | cc739bb0 | Laurent Desnogues | tcg_gen_andi_tl(cpu_regs[reg], cpu_regs[reg], ~0xffff);
|
418 | cc739bb0 | Laurent Desnogues | tcg_gen_or_tl(cpu_regs[reg], cpu_regs[reg], cpu_tmp0); |
419 | 6e0d8677 | bellard | break;
|
420 | 6e0d8677 | bellard | case 1: |
421 | cc739bb0 | Laurent Desnogues | tcg_gen_addi_tl(cpu_tmp0, cpu_regs[reg], val); |
422 | cc739bb0 | Laurent Desnogues | /* For x86_64, this sets the higher half of register to zero.
|
423 | cc739bb0 | Laurent Desnogues | For i386, this is equivalent to a nop. */
|
424 | cc739bb0 | Laurent Desnogues | tcg_gen_ext32u_tl(cpu_tmp0, cpu_tmp0); |
425 | cc739bb0 | Laurent Desnogues | tcg_gen_mov_tl(cpu_regs[reg], cpu_tmp0); |
426 | 6e0d8677 | bellard | break;
|
427 | 6e0d8677 | bellard | #ifdef TARGET_X86_64
|
428 | 6e0d8677 | bellard | case 2: |
429 | cc739bb0 | Laurent Desnogues | tcg_gen_addi_tl(cpu_regs[reg], cpu_regs[reg], val); |
430 | 6e0d8677 | bellard | break;
|
431 | 6e0d8677 | bellard | #endif
|
432 | 6e0d8677 | bellard | } |
433 | 57fec1fe | bellard | } |
434 | 57fec1fe | bellard | |
435 | 6e0d8677 | bellard | static inline void gen_op_add_reg_T0(int size, int reg) |
436 | 57fec1fe | bellard | { |
437 | 6e0d8677 | bellard | switch(size) {
|
438 | 6e0d8677 | bellard | case 0: |
439 | cc739bb0 | Laurent Desnogues | tcg_gen_add_tl(cpu_tmp0, cpu_regs[reg], cpu_T[0]);
|
440 | cc739bb0 | Laurent Desnogues | tcg_gen_ext16u_tl(cpu_tmp0, cpu_tmp0); |
441 | cc739bb0 | Laurent Desnogues | tcg_gen_andi_tl(cpu_regs[reg], cpu_regs[reg], ~0xffff);
|
442 | cc739bb0 | Laurent Desnogues | tcg_gen_or_tl(cpu_regs[reg], cpu_regs[reg], cpu_tmp0); |
443 | 6e0d8677 | bellard | break;
|
444 | 6e0d8677 | bellard | case 1: |
445 | cc739bb0 | Laurent Desnogues | tcg_gen_add_tl(cpu_tmp0, cpu_regs[reg], cpu_T[0]);
|
446 | cc739bb0 | Laurent Desnogues | /* For x86_64, this sets the higher half of register to zero.
|
447 | cc739bb0 | Laurent Desnogues | For i386, this is equivalent to a nop. */
|
448 | cc739bb0 | Laurent Desnogues | tcg_gen_ext32u_tl(cpu_tmp0, cpu_tmp0); |
449 | cc739bb0 | Laurent Desnogues | tcg_gen_mov_tl(cpu_regs[reg], cpu_tmp0); |
450 | 6e0d8677 | bellard | break;
|
451 | 14ce26e7 | bellard | #ifdef TARGET_X86_64
|
452 | 6e0d8677 | bellard | case 2: |
453 | cc739bb0 | Laurent Desnogues | tcg_gen_add_tl(cpu_regs[reg], cpu_regs[reg], cpu_T[0]);
|
454 | 6e0d8677 | bellard | break;
|
455 | 14ce26e7 | bellard | #endif
|
456 | 6e0d8677 | bellard | } |
457 | 6e0d8677 | bellard | } |
458 | 57fec1fe | bellard | |
459 | 57fec1fe | bellard | static inline void gen_op_set_cc_op(int32_t val) |
460 | 57fec1fe | bellard | { |
461 | b6abf97d | bellard | tcg_gen_movi_i32(cpu_cc_op, val); |
462 | 57fec1fe | bellard | } |
463 | 57fec1fe | bellard | |
464 | 57fec1fe | bellard | static inline void gen_op_addl_A0_reg_sN(int shift, int reg) |
465 | 57fec1fe | bellard | { |
466 | cc739bb0 | Laurent Desnogues | tcg_gen_mov_tl(cpu_tmp0, cpu_regs[reg]); |
467 | cc739bb0 | Laurent Desnogues | if (shift != 0) |
468 | 57fec1fe | bellard | tcg_gen_shli_tl(cpu_tmp0, cpu_tmp0, shift); |
469 | 57fec1fe | bellard | tcg_gen_add_tl(cpu_A0, cpu_A0, cpu_tmp0); |
470 | cc739bb0 | Laurent Desnogues | /* For x86_64, this sets the higher half of register to zero.
|
471 | cc739bb0 | Laurent Desnogues | For i386, this is equivalent to a nop. */
|
472 | cc739bb0 | Laurent Desnogues | tcg_gen_ext32u_tl(cpu_A0, cpu_A0); |
473 | 57fec1fe | bellard | } |
474 | 2c0262af | bellard | |
475 | 57fec1fe | bellard | static inline void gen_op_movl_A0_seg(int reg) |
476 | 57fec1fe | bellard | { |
477 | 57fec1fe | bellard | tcg_gen_ld32u_tl(cpu_A0, cpu_env, offsetof(CPUState, segs[reg].base) + REG_L_OFFSET); |
478 | 57fec1fe | bellard | } |
479 | 2c0262af | bellard | |
480 | 57fec1fe | bellard | static inline void gen_op_addl_A0_seg(int reg) |
481 | 57fec1fe | bellard | { |
482 | 57fec1fe | bellard | tcg_gen_ld_tl(cpu_tmp0, cpu_env, offsetof(CPUState, segs[reg].base)); |
483 | 57fec1fe | bellard | tcg_gen_add_tl(cpu_A0, cpu_A0, cpu_tmp0); |
484 | 57fec1fe | bellard | #ifdef TARGET_X86_64
|
485 | 57fec1fe | bellard | tcg_gen_andi_tl(cpu_A0, cpu_A0, 0xffffffff);
|
486 | 57fec1fe | bellard | #endif
|
487 | 57fec1fe | bellard | } |
488 | 2c0262af | bellard | |
489 | 14ce26e7 | bellard | #ifdef TARGET_X86_64
|
490 | 57fec1fe | bellard | static inline void gen_op_movq_A0_seg(int reg) |
491 | 57fec1fe | bellard | { |
492 | 57fec1fe | bellard | tcg_gen_ld_tl(cpu_A0, cpu_env, offsetof(CPUState, segs[reg].base)); |
493 | 57fec1fe | bellard | } |
494 | 14ce26e7 | bellard | |
495 | 57fec1fe | bellard | static inline void gen_op_addq_A0_seg(int reg) |
496 | 57fec1fe | bellard | { |
497 | 57fec1fe | bellard | tcg_gen_ld_tl(cpu_tmp0, cpu_env, offsetof(CPUState, segs[reg].base)); |
498 | 57fec1fe | bellard | tcg_gen_add_tl(cpu_A0, cpu_A0, cpu_tmp0); |
499 | 57fec1fe | bellard | } |
500 | 57fec1fe | bellard | |
501 | 57fec1fe | bellard | static inline void gen_op_movq_A0_reg(int reg) |
502 | 57fec1fe | bellard | { |
503 | cc739bb0 | Laurent Desnogues | tcg_gen_mov_tl(cpu_A0, cpu_regs[reg]); |
504 | 57fec1fe | bellard | } |
505 | 57fec1fe | bellard | |
506 | 57fec1fe | bellard | static inline void gen_op_addq_A0_reg_sN(int shift, int reg) |
507 | 57fec1fe | bellard | { |
508 | cc739bb0 | Laurent Desnogues | tcg_gen_mov_tl(cpu_tmp0, cpu_regs[reg]); |
509 | cc739bb0 | Laurent Desnogues | if (shift != 0) |
510 | 57fec1fe | bellard | tcg_gen_shli_tl(cpu_tmp0, cpu_tmp0, shift); |
511 | 57fec1fe | bellard | tcg_gen_add_tl(cpu_A0, cpu_A0, cpu_tmp0); |
512 | 57fec1fe | bellard | } |
513 | 14ce26e7 | bellard | #endif
|
514 | 14ce26e7 | bellard | |
515 | 57fec1fe | bellard | static inline void gen_op_lds_T0_A0(int idx) |
516 | 57fec1fe | bellard | { |
517 | 57fec1fe | bellard | int mem_index = (idx >> 2) - 1; |
518 | 57fec1fe | bellard | switch(idx & 3) { |
519 | 57fec1fe | bellard | case 0: |
520 | 57fec1fe | bellard | tcg_gen_qemu_ld8s(cpu_T[0], cpu_A0, mem_index);
|
521 | 57fec1fe | bellard | break;
|
522 | 57fec1fe | bellard | case 1: |
523 | 57fec1fe | bellard | tcg_gen_qemu_ld16s(cpu_T[0], cpu_A0, mem_index);
|
524 | 57fec1fe | bellard | break;
|
525 | 57fec1fe | bellard | default:
|
526 | 57fec1fe | bellard | case 2: |
527 | 57fec1fe | bellard | tcg_gen_qemu_ld32s(cpu_T[0], cpu_A0, mem_index);
|
528 | 57fec1fe | bellard | break;
|
529 | 57fec1fe | bellard | } |
530 | 57fec1fe | bellard | } |
531 | 2c0262af | bellard | |
532 | 1e4840bf | bellard | static inline void gen_op_ld_v(int idx, TCGv t0, TCGv a0) |
533 | 57fec1fe | bellard | { |
534 | 57fec1fe | bellard | int mem_index = (idx >> 2) - 1; |
535 | 57fec1fe | bellard | switch(idx & 3) { |
536 | 57fec1fe | bellard | case 0: |
537 | 1e4840bf | bellard | tcg_gen_qemu_ld8u(t0, a0, mem_index); |
538 | 57fec1fe | bellard | break;
|
539 | 57fec1fe | bellard | case 1: |
540 | 1e4840bf | bellard | tcg_gen_qemu_ld16u(t0, a0, mem_index); |
541 | 57fec1fe | bellard | break;
|
542 | 57fec1fe | bellard | case 2: |
543 | 1e4840bf | bellard | tcg_gen_qemu_ld32u(t0, a0, mem_index); |
544 | 57fec1fe | bellard | break;
|
545 | 57fec1fe | bellard | default:
|
546 | 57fec1fe | bellard | case 3: |
547 | a7812ae4 | pbrook | /* Should never happen on 32-bit targets. */
|
548 | a7812ae4 | pbrook | #ifdef TARGET_X86_64
|
549 | 1e4840bf | bellard | tcg_gen_qemu_ld64(t0, a0, mem_index); |
550 | a7812ae4 | pbrook | #endif
|
551 | 57fec1fe | bellard | break;
|
552 | 57fec1fe | bellard | } |
553 | 57fec1fe | bellard | } |
554 | 2c0262af | bellard | |
555 | 1e4840bf | bellard | /* XXX: always use ldu or lds */
|
556 | 1e4840bf | bellard | static inline void gen_op_ld_T0_A0(int idx) |
557 | 1e4840bf | bellard | { |
558 | 1e4840bf | bellard | gen_op_ld_v(idx, cpu_T[0], cpu_A0);
|
559 | 1e4840bf | bellard | } |
560 | 1e4840bf | bellard | |
561 | 57fec1fe | bellard | static inline void gen_op_ldu_T0_A0(int idx) |
562 | 57fec1fe | bellard | { |
563 | 1e4840bf | bellard | gen_op_ld_v(idx, cpu_T[0], cpu_A0);
|
564 | 57fec1fe | bellard | } |
565 | 2c0262af | bellard | |
566 | 57fec1fe | bellard | static inline void gen_op_ld_T1_A0(int idx) |
567 | 57fec1fe | bellard | { |
568 | 1e4840bf | bellard | gen_op_ld_v(idx, cpu_T[1], cpu_A0);
|
569 | 1e4840bf | bellard | } |
570 | 1e4840bf | bellard | |
571 | 1e4840bf | bellard | static inline void gen_op_st_v(int idx, TCGv t0, TCGv a0) |
572 | 1e4840bf | bellard | { |
573 | 57fec1fe | bellard | int mem_index = (idx >> 2) - 1; |
574 | 57fec1fe | bellard | switch(idx & 3) { |
575 | 57fec1fe | bellard | case 0: |
576 | 1e4840bf | bellard | tcg_gen_qemu_st8(t0, a0, mem_index); |
577 | 57fec1fe | bellard | break;
|
578 | 57fec1fe | bellard | case 1: |
579 | 1e4840bf | bellard | tcg_gen_qemu_st16(t0, a0, mem_index); |
580 | 57fec1fe | bellard | break;
|
581 | 57fec1fe | bellard | case 2: |
582 | 1e4840bf | bellard | tcg_gen_qemu_st32(t0, a0, mem_index); |
583 | 57fec1fe | bellard | break;
|
584 | 57fec1fe | bellard | default:
|
585 | 57fec1fe | bellard | case 3: |
586 | a7812ae4 | pbrook | /* Should never happen on 32-bit targets. */
|
587 | a7812ae4 | pbrook | #ifdef TARGET_X86_64
|
588 | 1e4840bf | bellard | tcg_gen_qemu_st64(t0, a0, mem_index); |
589 | a7812ae4 | pbrook | #endif
|
590 | 57fec1fe | bellard | break;
|
591 | 57fec1fe | bellard | } |
592 | 57fec1fe | bellard | } |
593 | 4f31916f | bellard | |
594 | 57fec1fe | bellard | static inline void gen_op_st_T0_A0(int idx) |
595 | 57fec1fe | bellard | { |
596 | 1e4840bf | bellard | gen_op_st_v(idx, cpu_T[0], cpu_A0);
|
597 | 57fec1fe | bellard | } |
598 | 4f31916f | bellard | |
599 | 57fec1fe | bellard | static inline void gen_op_st_T1_A0(int idx) |
600 | 57fec1fe | bellard | { |
601 | 1e4840bf | bellard | gen_op_st_v(idx, cpu_T[1], cpu_A0);
|
602 | 57fec1fe | bellard | } |
603 | 4f31916f | bellard | |
604 | 14ce26e7 | bellard | static inline void gen_jmp_im(target_ulong pc) |
605 | 14ce26e7 | bellard | { |
606 | 57fec1fe | bellard | tcg_gen_movi_tl(cpu_tmp0, pc); |
607 | 57fec1fe | bellard | tcg_gen_st_tl(cpu_tmp0, cpu_env, offsetof(CPUState, eip)); |
608 | 14ce26e7 | bellard | } |
609 | 14ce26e7 | bellard | |
610 | 2c0262af | bellard | static inline void gen_string_movl_A0_ESI(DisasContext *s) |
611 | 2c0262af | bellard | { |
612 | 2c0262af | bellard | int override;
|
613 | 2c0262af | bellard | |
614 | 2c0262af | bellard | override = s->override; |
615 | 14ce26e7 | bellard | #ifdef TARGET_X86_64
|
616 | 14ce26e7 | bellard | if (s->aflag == 2) { |
617 | 14ce26e7 | bellard | if (override >= 0) { |
618 | 57fec1fe | bellard | gen_op_movq_A0_seg(override); |
619 | 57fec1fe | bellard | gen_op_addq_A0_reg_sN(0, R_ESI);
|
620 | 14ce26e7 | bellard | } else {
|
621 | 57fec1fe | bellard | gen_op_movq_A0_reg(R_ESI); |
622 | 14ce26e7 | bellard | } |
623 | 14ce26e7 | bellard | } else
|
624 | 14ce26e7 | bellard | #endif
|
625 | 2c0262af | bellard | if (s->aflag) {
|
626 | 2c0262af | bellard | /* 32 bit address */
|
627 | 2c0262af | bellard | if (s->addseg && override < 0) |
628 | 2c0262af | bellard | override = R_DS; |
629 | 2c0262af | bellard | if (override >= 0) { |
630 | 57fec1fe | bellard | gen_op_movl_A0_seg(override); |
631 | 57fec1fe | bellard | gen_op_addl_A0_reg_sN(0, R_ESI);
|
632 | 2c0262af | bellard | } else {
|
633 | 57fec1fe | bellard | gen_op_movl_A0_reg(R_ESI); |
634 | 2c0262af | bellard | } |
635 | 2c0262af | bellard | } else {
|
636 | 2c0262af | bellard | /* 16 address, always override */
|
637 | 2c0262af | bellard | if (override < 0) |
638 | 2c0262af | bellard | override = R_DS; |
639 | 57fec1fe | bellard | gen_op_movl_A0_reg(R_ESI); |
640 | 2c0262af | bellard | gen_op_andl_A0_ffff(); |
641 | 57fec1fe | bellard | gen_op_addl_A0_seg(override); |
642 | 2c0262af | bellard | } |
643 | 2c0262af | bellard | } |
644 | 2c0262af | bellard | |
645 | 2c0262af | bellard | static inline void gen_string_movl_A0_EDI(DisasContext *s) |
646 | 2c0262af | bellard | { |
647 | 14ce26e7 | bellard | #ifdef TARGET_X86_64
|
648 | 14ce26e7 | bellard | if (s->aflag == 2) { |
649 | 57fec1fe | bellard | gen_op_movq_A0_reg(R_EDI); |
650 | 14ce26e7 | bellard | } else
|
651 | 14ce26e7 | bellard | #endif
|
652 | 2c0262af | bellard | if (s->aflag) {
|
653 | 2c0262af | bellard | if (s->addseg) {
|
654 | 57fec1fe | bellard | gen_op_movl_A0_seg(R_ES); |
655 | 57fec1fe | bellard | gen_op_addl_A0_reg_sN(0, R_EDI);
|
656 | 2c0262af | bellard | } else {
|
657 | 57fec1fe | bellard | gen_op_movl_A0_reg(R_EDI); |
658 | 2c0262af | bellard | } |
659 | 2c0262af | bellard | } else {
|
660 | 57fec1fe | bellard | gen_op_movl_A0_reg(R_EDI); |
661 | 2c0262af | bellard | gen_op_andl_A0_ffff(); |
662 | 57fec1fe | bellard | gen_op_addl_A0_seg(R_ES); |
663 | 2c0262af | bellard | } |
664 | 2c0262af | bellard | } |
665 | 2c0262af | bellard | |
666 | 6e0d8677 | bellard | static inline void gen_op_movl_T0_Dshift(int ot) |
667 | 6e0d8677 | bellard | { |
668 | 6e0d8677 | bellard | tcg_gen_ld32s_tl(cpu_T[0], cpu_env, offsetof(CPUState, df));
|
669 | 6e0d8677 | bellard | tcg_gen_shli_tl(cpu_T[0], cpu_T[0], ot); |
670 | 2c0262af | bellard | }; |
671 | 2c0262af | bellard | |
672 | 6e0d8677 | bellard | static void gen_extu(int ot, TCGv reg) |
673 | 6e0d8677 | bellard | { |
674 | 6e0d8677 | bellard | switch(ot) {
|
675 | 6e0d8677 | bellard | case OT_BYTE:
|
676 | 6e0d8677 | bellard | tcg_gen_ext8u_tl(reg, reg); |
677 | 6e0d8677 | bellard | break;
|
678 | 6e0d8677 | bellard | case OT_WORD:
|
679 | 6e0d8677 | bellard | tcg_gen_ext16u_tl(reg, reg); |
680 | 6e0d8677 | bellard | break;
|
681 | 6e0d8677 | bellard | case OT_LONG:
|
682 | 6e0d8677 | bellard | tcg_gen_ext32u_tl(reg, reg); |
683 | 6e0d8677 | bellard | break;
|
684 | 6e0d8677 | bellard | default:
|
685 | 6e0d8677 | bellard | break;
|
686 | 6e0d8677 | bellard | } |
687 | 6e0d8677 | bellard | } |
688 | 3b46e624 | ths | |
689 | 6e0d8677 | bellard | static void gen_exts(int ot, TCGv reg) |
690 | 6e0d8677 | bellard | { |
691 | 6e0d8677 | bellard | switch(ot) {
|
692 | 6e0d8677 | bellard | case OT_BYTE:
|
693 | 6e0d8677 | bellard | tcg_gen_ext8s_tl(reg, reg); |
694 | 6e0d8677 | bellard | break;
|
695 | 6e0d8677 | bellard | case OT_WORD:
|
696 | 6e0d8677 | bellard | tcg_gen_ext16s_tl(reg, reg); |
697 | 6e0d8677 | bellard | break;
|
698 | 6e0d8677 | bellard | case OT_LONG:
|
699 | 6e0d8677 | bellard | tcg_gen_ext32s_tl(reg, reg); |
700 | 6e0d8677 | bellard | break;
|
701 | 6e0d8677 | bellard | default:
|
702 | 6e0d8677 | bellard | break;
|
703 | 6e0d8677 | bellard | } |
704 | 6e0d8677 | bellard | } |
705 | 2c0262af | bellard | |
706 | 6e0d8677 | bellard | static inline void gen_op_jnz_ecx(int size, int label1) |
707 | 6e0d8677 | bellard | { |
708 | cc739bb0 | Laurent Desnogues | tcg_gen_mov_tl(cpu_tmp0, cpu_regs[R_ECX]); |
709 | 6e0d8677 | bellard | gen_extu(size + 1, cpu_tmp0);
|
710 | cb63669a | pbrook | tcg_gen_brcondi_tl(TCG_COND_NE, cpu_tmp0, 0, label1);
|
711 | 6e0d8677 | bellard | } |
712 | 6e0d8677 | bellard | |
713 | 6e0d8677 | bellard | static inline void gen_op_jz_ecx(int size, int label1) |
714 | 6e0d8677 | bellard | { |
715 | cc739bb0 | Laurent Desnogues | tcg_gen_mov_tl(cpu_tmp0, cpu_regs[R_ECX]); |
716 | 6e0d8677 | bellard | gen_extu(size + 1, cpu_tmp0);
|
717 | cb63669a | pbrook | tcg_gen_brcondi_tl(TCG_COND_EQ, cpu_tmp0, 0, label1);
|
718 | 6e0d8677 | bellard | } |
719 | 2c0262af | bellard | |
720 | a7812ae4 | pbrook | static void gen_helper_in_func(int ot, TCGv v, TCGv_i32 n) |
721 | a7812ae4 | pbrook | { |
722 | a7812ae4 | pbrook | switch (ot) {
|
723 | a7812ae4 | pbrook | case 0: gen_helper_inb(v, n); break; |
724 | a7812ae4 | pbrook | case 1: gen_helper_inw(v, n); break; |
725 | a7812ae4 | pbrook | case 2: gen_helper_inl(v, n); break; |
726 | a7812ae4 | pbrook | } |
727 | 2c0262af | bellard | |
728 | a7812ae4 | pbrook | } |
729 | 2c0262af | bellard | |
730 | a7812ae4 | pbrook | static void gen_helper_out_func(int ot, TCGv_i32 v, TCGv_i32 n) |
731 | a7812ae4 | pbrook | { |
732 | a7812ae4 | pbrook | switch (ot) {
|
733 | a7812ae4 | pbrook | case 0: gen_helper_outb(v, n); break; |
734 | a7812ae4 | pbrook | case 1: gen_helper_outw(v, n); break; |
735 | a7812ae4 | pbrook | case 2: gen_helper_outl(v, n); break; |
736 | a7812ae4 | pbrook | } |
737 | a7812ae4 | pbrook | |
738 | a7812ae4 | pbrook | } |
739 | f115e911 | bellard | |
740 | b8b6a50b | bellard | static void gen_check_io(DisasContext *s, int ot, target_ulong cur_eip, |
741 | b8b6a50b | bellard | uint32_t svm_flags) |
742 | f115e911 | bellard | { |
743 | b8b6a50b | bellard | int state_saved;
|
744 | b8b6a50b | bellard | target_ulong next_eip; |
745 | b8b6a50b | bellard | |
746 | b8b6a50b | bellard | state_saved = 0;
|
747 | f115e911 | bellard | if (s->pe && (s->cpl > s->iopl || s->vm86)) {
|
748 | f115e911 | bellard | if (s->cc_op != CC_OP_DYNAMIC)
|
749 | f115e911 | bellard | gen_op_set_cc_op(s->cc_op); |
750 | 14ce26e7 | bellard | gen_jmp_im(cur_eip); |
751 | b8b6a50b | bellard | state_saved = 1;
|
752 | b6abf97d | bellard | tcg_gen_trunc_tl_i32(cpu_tmp2_i32, cpu_T[0]);
|
753 | a7812ae4 | pbrook | switch (ot) {
|
754 | a7812ae4 | pbrook | case 0: gen_helper_check_iob(cpu_tmp2_i32); break; |
755 | a7812ae4 | pbrook | case 1: gen_helper_check_iow(cpu_tmp2_i32); break; |
756 | a7812ae4 | pbrook | case 2: gen_helper_check_iol(cpu_tmp2_i32); break; |
757 | a7812ae4 | pbrook | } |
758 | b8b6a50b | bellard | } |
759 | 872929aa | bellard | if(s->flags & HF_SVMI_MASK) {
|
760 | b8b6a50b | bellard | if (!state_saved) {
|
761 | b8b6a50b | bellard | if (s->cc_op != CC_OP_DYNAMIC)
|
762 | b8b6a50b | bellard | gen_op_set_cc_op(s->cc_op); |
763 | b8b6a50b | bellard | gen_jmp_im(cur_eip); |
764 | b8b6a50b | bellard | state_saved = 1;
|
765 | b8b6a50b | bellard | } |
766 | b8b6a50b | bellard | svm_flags |= (1 << (4 + ot)); |
767 | b8b6a50b | bellard | next_eip = s->pc - s->cs_base; |
768 | b6abf97d | bellard | tcg_gen_trunc_tl_i32(cpu_tmp2_i32, cpu_T[0]);
|
769 | a7812ae4 | pbrook | gen_helper_svm_check_io(cpu_tmp2_i32, tcg_const_i32(svm_flags), |
770 | a7812ae4 | pbrook | tcg_const_i32(next_eip - cur_eip)); |
771 | f115e911 | bellard | } |
772 | f115e911 | bellard | } |
773 | f115e911 | bellard | |
774 | 2c0262af | bellard | static inline void gen_movs(DisasContext *s, int ot) |
775 | 2c0262af | bellard | { |
776 | 2c0262af | bellard | gen_string_movl_A0_ESI(s); |
777 | 57fec1fe | bellard | gen_op_ld_T0_A0(ot + s->mem_index); |
778 | 2c0262af | bellard | gen_string_movl_A0_EDI(s); |
779 | 57fec1fe | bellard | gen_op_st_T0_A0(ot + s->mem_index); |
780 | 6e0d8677 | bellard | gen_op_movl_T0_Dshift(ot); |
781 | 6e0d8677 | bellard | gen_op_add_reg_T0(s->aflag, R_ESI); |
782 | 6e0d8677 | bellard | gen_op_add_reg_T0(s->aflag, R_EDI); |
783 | 2c0262af | bellard | } |
784 | 2c0262af | bellard | |
785 | 2c0262af | bellard | static inline void gen_update_cc_op(DisasContext *s) |
786 | 2c0262af | bellard | { |
787 | 2c0262af | bellard | if (s->cc_op != CC_OP_DYNAMIC) {
|
788 | 2c0262af | bellard | gen_op_set_cc_op(s->cc_op); |
789 | 2c0262af | bellard | s->cc_op = CC_OP_DYNAMIC; |
790 | 2c0262af | bellard | } |
791 | 2c0262af | bellard | } |
792 | 2c0262af | bellard | |
793 | b6abf97d | bellard | static void gen_op_update1_cc(void) |
794 | b6abf97d | bellard | { |
795 | b6abf97d | bellard | tcg_gen_discard_tl(cpu_cc_src); |
796 | b6abf97d | bellard | tcg_gen_mov_tl(cpu_cc_dst, cpu_T[0]);
|
797 | b6abf97d | bellard | } |
798 | b6abf97d | bellard | |
799 | b6abf97d | bellard | static void gen_op_update2_cc(void) |
800 | b6abf97d | bellard | { |
801 | b6abf97d | bellard | tcg_gen_mov_tl(cpu_cc_src, cpu_T[1]);
|
802 | b6abf97d | bellard | tcg_gen_mov_tl(cpu_cc_dst, cpu_T[0]);
|
803 | b6abf97d | bellard | } |
804 | b6abf97d | bellard | |
805 | b6abf97d | bellard | static inline void gen_op_cmpl_T0_T1_cc(void) |
806 | b6abf97d | bellard | { |
807 | b6abf97d | bellard | tcg_gen_mov_tl(cpu_cc_src, cpu_T[1]);
|
808 | b6abf97d | bellard | tcg_gen_sub_tl(cpu_cc_dst, cpu_T[0], cpu_T[1]); |
809 | b6abf97d | bellard | } |
810 | b6abf97d | bellard | |
811 | b6abf97d | bellard | static inline void gen_op_testl_T0_T1_cc(void) |
812 | b6abf97d | bellard | { |
813 | b6abf97d | bellard | tcg_gen_discard_tl(cpu_cc_src); |
814 | b6abf97d | bellard | tcg_gen_and_tl(cpu_cc_dst, cpu_T[0], cpu_T[1]); |
815 | b6abf97d | bellard | } |
816 | b6abf97d | bellard | |
817 | b6abf97d | bellard | static void gen_op_update_neg_cc(void) |
818 | b6abf97d | bellard | { |
819 | b6abf97d | bellard | tcg_gen_neg_tl(cpu_cc_src, cpu_T[0]);
|
820 | b6abf97d | bellard | tcg_gen_mov_tl(cpu_cc_dst, cpu_T[0]);
|
821 | b6abf97d | bellard | } |
822 | b6abf97d | bellard | |
823 | 8e1c85e3 | bellard | /* compute eflags.C to reg */
|
824 | 8e1c85e3 | bellard | static void gen_compute_eflags_c(TCGv reg) |
825 | 8e1c85e3 | bellard | { |
826 | a7812ae4 | pbrook | gen_helper_cc_compute_c(cpu_tmp2_i32, cpu_cc_op); |
827 | 8e1c85e3 | bellard | tcg_gen_extu_i32_tl(reg, cpu_tmp2_i32); |
828 | 8e1c85e3 | bellard | } |
829 | 8e1c85e3 | bellard | |
830 | 8e1c85e3 | bellard | /* compute all eflags to cc_src */
|
831 | 8e1c85e3 | bellard | static void gen_compute_eflags(TCGv reg) |
832 | 8e1c85e3 | bellard | { |
833 | a7812ae4 | pbrook | gen_helper_cc_compute_all(cpu_tmp2_i32, cpu_cc_op); |
834 | 8e1c85e3 | bellard | tcg_gen_extu_i32_tl(reg, cpu_tmp2_i32); |
835 | 8e1c85e3 | bellard | } |
836 | 8e1c85e3 | bellard | |
837 | 1e4840bf | bellard | static inline void gen_setcc_slow_T0(DisasContext *s, int jcc_op) |
838 | 8e1c85e3 | bellard | { |
839 | 1e4840bf | bellard | if (s->cc_op != CC_OP_DYNAMIC)
|
840 | 1e4840bf | bellard | gen_op_set_cc_op(s->cc_op); |
841 | 1e4840bf | bellard | switch(jcc_op) {
|
842 | 8e1c85e3 | bellard | case JCC_O:
|
843 | 8e1c85e3 | bellard | gen_compute_eflags(cpu_T[0]);
|
844 | 8e1c85e3 | bellard | tcg_gen_shri_tl(cpu_T[0], cpu_T[0], 11); |
845 | 8e1c85e3 | bellard | tcg_gen_andi_tl(cpu_T[0], cpu_T[0], 1); |
846 | 8e1c85e3 | bellard | break;
|
847 | 8e1c85e3 | bellard | case JCC_B:
|
848 | 8e1c85e3 | bellard | gen_compute_eflags_c(cpu_T[0]);
|
849 | 8e1c85e3 | bellard | break;
|
850 | 8e1c85e3 | bellard | case JCC_Z:
|
851 | 8e1c85e3 | bellard | gen_compute_eflags(cpu_T[0]);
|
852 | 8e1c85e3 | bellard | tcg_gen_shri_tl(cpu_T[0], cpu_T[0], 6); |
853 | 8e1c85e3 | bellard | tcg_gen_andi_tl(cpu_T[0], cpu_T[0], 1); |
854 | 8e1c85e3 | bellard | break;
|
855 | 8e1c85e3 | bellard | case JCC_BE:
|
856 | 8e1c85e3 | bellard | gen_compute_eflags(cpu_tmp0); |
857 | 8e1c85e3 | bellard | tcg_gen_shri_tl(cpu_T[0], cpu_tmp0, 6); |
858 | 8e1c85e3 | bellard | tcg_gen_or_tl(cpu_T[0], cpu_T[0], cpu_tmp0); |
859 | 8e1c85e3 | bellard | tcg_gen_andi_tl(cpu_T[0], cpu_T[0], 1); |
860 | 8e1c85e3 | bellard | break;
|
861 | 8e1c85e3 | bellard | case JCC_S:
|
862 | 8e1c85e3 | bellard | gen_compute_eflags(cpu_T[0]);
|
863 | 8e1c85e3 | bellard | tcg_gen_shri_tl(cpu_T[0], cpu_T[0], 7); |
864 | 8e1c85e3 | bellard | tcg_gen_andi_tl(cpu_T[0], cpu_T[0], 1); |
865 | 8e1c85e3 | bellard | break;
|
866 | 8e1c85e3 | bellard | case JCC_P:
|
867 | 8e1c85e3 | bellard | gen_compute_eflags(cpu_T[0]);
|
868 | 8e1c85e3 | bellard | tcg_gen_shri_tl(cpu_T[0], cpu_T[0], 2); |
869 | 8e1c85e3 | bellard | tcg_gen_andi_tl(cpu_T[0], cpu_T[0], 1); |
870 | 8e1c85e3 | bellard | break;
|
871 | 8e1c85e3 | bellard | case JCC_L:
|
872 | 8e1c85e3 | bellard | gen_compute_eflags(cpu_tmp0); |
873 | 8e1c85e3 | bellard | tcg_gen_shri_tl(cpu_T[0], cpu_tmp0, 11); /* CC_O */ |
874 | 8e1c85e3 | bellard | tcg_gen_shri_tl(cpu_tmp0, cpu_tmp0, 7); /* CC_S */ |
875 | 8e1c85e3 | bellard | tcg_gen_xor_tl(cpu_T[0], cpu_T[0], cpu_tmp0); |
876 | 8e1c85e3 | bellard | tcg_gen_andi_tl(cpu_T[0], cpu_T[0], 1); |
877 | 8e1c85e3 | bellard | break;
|
878 | 8e1c85e3 | bellard | default:
|
879 | 8e1c85e3 | bellard | case JCC_LE:
|
880 | 8e1c85e3 | bellard | gen_compute_eflags(cpu_tmp0); |
881 | 8e1c85e3 | bellard | tcg_gen_shri_tl(cpu_T[0], cpu_tmp0, 11); /* CC_O */ |
882 | 8e1c85e3 | bellard | tcg_gen_shri_tl(cpu_tmp4, cpu_tmp0, 7); /* CC_S */ |
883 | 8e1c85e3 | bellard | tcg_gen_shri_tl(cpu_tmp0, cpu_tmp0, 6); /* CC_Z */ |
884 | 8e1c85e3 | bellard | tcg_gen_xor_tl(cpu_T[0], cpu_T[0], cpu_tmp4); |
885 | 8e1c85e3 | bellard | tcg_gen_or_tl(cpu_T[0], cpu_T[0], cpu_tmp0); |
886 | 8e1c85e3 | bellard | tcg_gen_andi_tl(cpu_T[0], cpu_T[0], 1); |
887 | 8e1c85e3 | bellard | break;
|
888 | 8e1c85e3 | bellard | } |
889 | 8e1c85e3 | bellard | } |
890 | 8e1c85e3 | bellard | |
891 | 8e1c85e3 | bellard | /* return true if setcc_slow is not needed (WARNING: must be kept in
|
892 | 8e1c85e3 | bellard | sync with gen_jcc1) */
|
893 | 8e1c85e3 | bellard | static int is_fast_jcc_case(DisasContext *s, int b) |
894 | 8e1c85e3 | bellard | { |
895 | 8e1c85e3 | bellard | int jcc_op;
|
896 | 8e1c85e3 | bellard | jcc_op = (b >> 1) & 7; |
897 | 8e1c85e3 | bellard | switch(s->cc_op) {
|
898 | 8e1c85e3 | bellard | /* we optimize the cmp/jcc case */
|
899 | 8e1c85e3 | bellard | case CC_OP_SUBB:
|
900 | 8e1c85e3 | bellard | case CC_OP_SUBW:
|
901 | 8e1c85e3 | bellard | case CC_OP_SUBL:
|
902 | 8e1c85e3 | bellard | case CC_OP_SUBQ:
|
903 | 8e1c85e3 | bellard | if (jcc_op == JCC_O || jcc_op == JCC_P)
|
904 | 8e1c85e3 | bellard | goto slow_jcc;
|
905 | 8e1c85e3 | bellard | break;
|
906 | 8e1c85e3 | bellard | |
907 | 8e1c85e3 | bellard | /* some jumps are easy to compute */
|
908 | 8e1c85e3 | bellard | case CC_OP_ADDB:
|
909 | 8e1c85e3 | bellard | case CC_OP_ADDW:
|
910 | 8e1c85e3 | bellard | case CC_OP_ADDL:
|
911 | 8e1c85e3 | bellard | case CC_OP_ADDQ:
|
912 | 8e1c85e3 | bellard | |
913 | 8e1c85e3 | bellard | case CC_OP_LOGICB:
|
914 | 8e1c85e3 | bellard | case CC_OP_LOGICW:
|
915 | 8e1c85e3 | bellard | case CC_OP_LOGICL:
|
916 | 8e1c85e3 | bellard | case CC_OP_LOGICQ:
|
917 | 8e1c85e3 | bellard | |
918 | 8e1c85e3 | bellard | case CC_OP_INCB:
|
919 | 8e1c85e3 | bellard | case CC_OP_INCW:
|
920 | 8e1c85e3 | bellard | case CC_OP_INCL:
|
921 | 8e1c85e3 | bellard | case CC_OP_INCQ:
|
922 | 8e1c85e3 | bellard | |
923 | 8e1c85e3 | bellard | case CC_OP_DECB:
|
924 | 8e1c85e3 | bellard | case CC_OP_DECW:
|
925 | 8e1c85e3 | bellard | case CC_OP_DECL:
|
926 | 8e1c85e3 | bellard | case CC_OP_DECQ:
|
927 | 8e1c85e3 | bellard | |
928 | 8e1c85e3 | bellard | case CC_OP_SHLB:
|
929 | 8e1c85e3 | bellard | case CC_OP_SHLW:
|
930 | 8e1c85e3 | bellard | case CC_OP_SHLL:
|
931 | 8e1c85e3 | bellard | case CC_OP_SHLQ:
|
932 | 8e1c85e3 | bellard | if (jcc_op != JCC_Z && jcc_op != JCC_S)
|
933 | 8e1c85e3 | bellard | goto slow_jcc;
|
934 | 8e1c85e3 | bellard | break;
|
935 | 8e1c85e3 | bellard | default:
|
936 | 8e1c85e3 | bellard | slow_jcc:
|
937 | 8e1c85e3 | bellard | return 0; |
938 | 8e1c85e3 | bellard | } |
939 | 8e1c85e3 | bellard | return 1; |
940 | 8e1c85e3 | bellard | } |
941 | 8e1c85e3 | bellard | |
942 | 8e1c85e3 | bellard | /* generate a conditional jump to label 'l1' according to jump opcode
|
943 | 8e1c85e3 | bellard | value 'b'. In the fast case, T0 is guaranted not to be used. */
|
944 | 8e1c85e3 | bellard | static inline void gen_jcc1(DisasContext *s, int cc_op, int b, int l1) |
945 | 8e1c85e3 | bellard | { |
946 | 8e1c85e3 | bellard | int inv, jcc_op, size, cond;
|
947 | 8e1c85e3 | bellard | TCGv t0; |
948 | 8e1c85e3 | bellard | |
949 | 8e1c85e3 | bellard | inv = b & 1;
|
950 | 8e1c85e3 | bellard | jcc_op = (b >> 1) & 7; |
951 | 8e1c85e3 | bellard | |
952 | 8e1c85e3 | bellard | switch(cc_op) {
|
953 | 8e1c85e3 | bellard | /* we optimize the cmp/jcc case */
|
954 | 8e1c85e3 | bellard | case CC_OP_SUBB:
|
955 | 8e1c85e3 | bellard | case CC_OP_SUBW:
|
956 | 8e1c85e3 | bellard | case CC_OP_SUBL:
|
957 | 8e1c85e3 | bellard | case CC_OP_SUBQ:
|
958 | 8e1c85e3 | bellard | |
959 | 8e1c85e3 | bellard | size = cc_op - CC_OP_SUBB; |
960 | 8e1c85e3 | bellard | switch(jcc_op) {
|
961 | 8e1c85e3 | bellard | case JCC_Z:
|
962 | 8e1c85e3 | bellard | fast_jcc_z:
|
963 | 8e1c85e3 | bellard | switch(size) {
|
964 | 8e1c85e3 | bellard | case 0: |
965 | 8e1c85e3 | bellard | tcg_gen_andi_tl(cpu_tmp0, cpu_cc_dst, 0xff);
|
966 | 8e1c85e3 | bellard | t0 = cpu_tmp0; |
967 | 8e1c85e3 | bellard | break;
|
968 | 8e1c85e3 | bellard | case 1: |
969 | 8e1c85e3 | bellard | tcg_gen_andi_tl(cpu_tmp0, cpu_cc_dst, 0xffff);
|
970 | 8e1c85e3 | bellard | t0 = cpu_tmp0; |
971 | 8e1c85e3 | bellard | break;
|
972 | 8e1c85e3 | bellard | #ifdef TARGET_X86_64
|
973 | 8e1c85e3 | bellard | case 2: |
974 | 8e1c85e3 | bellard | tcg_gen_andi_tl(cpu_tmp0, cpu_cc_dst, 0xffffffff);
|
975 | 8e1c85e3 | bellard | t0 = cpu_tmp0; |
976 | 8e1c85e3 | bellard | break;
|
977 | 8e1c85e3 | bellard | #endif
|
978 | 8e1c85e3 | bellard | default:
|
979 | 8e1c85e3 | bellard | t0 = cpu_cc_dst; |
980 | 8e1c85e3 | bellard | break;
|
981 | 8e1c85e3 | bellard | } |
982 | cb63669a | pbrook | tcg_gen_brcondi_tl(inv ? TCG_COND_NE : TCG_COND_EQ, t0, 0, l1);
|
983 | 8e1c85e3 | bellard | break;
|
984 | 8e1c85e3 | bellard | case JCC_S:
|
985 | 8e1c85e3 | bellard | fast_jcc_s:
|
986 | 8e1c85e3 | bellard | switch(size) {
|
987 | 8e1c85e3 | bellard | case 0: |
988 | 8e1c85e3 | bellard | tcg_gen_andi_tl(cpu_tmp0, cpu_cc_dst, 0x80);
|
989 | cb63669a | pbrook | tcg_gen_brcondi_tl(inv ? TCG_COND_EQ : TCG_COND_NE, cpu_tmp0, |
990 | cb63669a | pbrook | 0, l1);
|
991 | 8e1c85e3 | bellard | break;
|
992 | 8e1c85e3 | bellard | case 1: |
993 | 8e1c85e3 | bellard | tcg_gen_andi_tl(cpu_tmp0, cpu_cc_dst, 0x8000);
|
994 | cb63669a | pbrook | tcg_gen_brcondi_tl(inv ? TCG_COND_EQ : TCG_COND_NE, cpu_tmp0, |
995 | cb63669a | pbrook | 0, l1);
|
996 | 8e1c85e3 | bellard | break;
|
997 | 8e1c85e3 | bellard | #ifdef TARGET_X86_64
|
998 | 8e1c85e3 | bellard | case 2: |
999 | 8e1c85e3 | bellard | tcg_gen_andi_tl(cpu_tmp0, cpu_cc_dst, 0x80000000);
|
1000 | cb63669a | pbrook | tcg_gen_brcondi_tl(inv ? TCG_COND_EQ : TCG_COND_NE, cpu_tmp0, |
1001 | cb63669a | pbrook | 0, l1);
|
1002 | 8e1c85e3 | bellard | break;
|
1003 | 8e1c85e3 | bellard | #endif
|
1004 | 8e1c85e3 | bellard | default:
|
1005 | cb63669a | pbrook | tcg_gen_brcondi_tl(inv ? TCG_COND_GE : TCG_COND_LT, cpu_cc_dst, |
1006 | cb63669a | pbrook | 0, l1);
|
1007 | 8e1c85e3 | bellard | break;
|
1008 | 8e1c85e3 | bellard | } |
1009 | 8e1c85e3 | bellard | break;
|
1010 | 8e1c85e3 | bellard | |
1011 | 8e1c85e3 | bellard | case JCC_B:
|
1012 | 8e1c85e3 | bellard | cond = inv ? TCG_COND_GEU : TCG_COND_LTU; |
1013 | 8e1c85e3 | bellard | goto fast_jcc_b;
|
1014 | 8e1c85e3 | bellard | case JCC_BE:
|
1015 | 8e1c85e3 | bellard | cond = inv ? TCG_COND_GTU : TCG_COND_LEU; |
1016 | 8e1c85e3 | bellard | fast_jcc_b:
|
1017 | 8e1c85e3 | bellard | tcg_gen_add_tl(cpu_tmp4, cpu_cc_dst, cpu_cc_src); |
1018 | 8e1c85e3 | bellard | switch(size) {
|
1019 | 8e1c85e3 | bellard | case 0: |
1020 | 8e1c85e3 | bellard | t0 = cpu_tmp0; |
1021 | 8e1c85e3 | bellard | tcg_gen_andi_tl(cpu_tmp4, cpu_tmp4, 0xff);
|
1022 | 8e1c85e3 | bellard | tcg_gen_andi_tl(t0, cpu_cc_src, 0xff);
|
1023 | 8e1c85e3 | bellard | break;
|
1024 | 8e1c85e3 | bellard | case 1: |
1025 | 8e1c85e3 | bellard | t0 = cpu_tmp0; |
1026 | 8e1c85e3 | bellard | tcg_gen_andi_tl(cpu_tmp4, cpu_tmp4, 0xffff);
|
1027 | 8e1c85e3 | bellard | tcg_gen_andi_tl(t0, cpu_cc_src, 0xffff);
|
1028 | 8e1c85e3 | bellard | break;
|
1029 | 8e1c85e3 | bellard | #ifdef TARGET_X86_64
|
1030 | 8e1c85e3 | bellard | case 2: |
1031 | 8e1c85e3 | bellard | t0 = cpu_tmp0; |
1032 | 8e1c85e3 | bellard | tcg_gen_andi_tl(cpu_tmp4, cpu_tmp4, 0xffffffff);
|
1033 | 8e1c85e3 | bellard | tcg_gen_andi_tl(t0, cpu_cc_src, 0xffffffff);
|
1034 | 8e1c85e3 | bellard | break;
|
1035 | 8e1c85e3 | bellard | #endif
|
1036 | 8e1c85e3 | bellard | default:
|
1037 | 8e1c85e3 | bellard | t0 = cpu_cc_src; |
1038 | 8e1c85e3 | bellard | break;
|
1039 | 8e1c85e3 | bellard | } |
1040 | 8e1c85e3 | bellard | tcg_gen_brcond_tl(cond, cpu_tmp4, t0, l1); |
1041 | 8e1c85e3 | bellard | break;
|
1042 | 8e1c85e3 | bellard | |
1043 | 8e1c85e3 | bellard | case JCC_L:
|
1044 | 8e1c85e3 | bellard | cond = inv ? TCG_COND_GE : TCG_COND_LT; |
1045 | 8e1c85e3 | bellard | goto fast_jcc_l;
|
1046 | 8e1c85e3 | bellard | case JCC_LE:
|
1047 | 8e1c85e3 | bellard | cond = inv ? TCG_COND_GT : TCG_COND_LE; |
1048 | 8e1c85e3 | bellard | fast_jcc_l:
|
1049 | 8e1c85e3 | bellard | tcg_gen_add_tl(cpu_tmp4, cpu_cc_dst, cpu_cc_src); |
1050 | 8e1c85e3 | bellard | switch(size) {
|
1051 | 8e1c85e3 | bellard | case 0: |
1052 | 8e1c85e3 | bellard | t0 = cpu_tmp0; |
1053 | 8e1c85e3 | bellard | tcg_gen_ext8s_tl(cpu_tmp4, cpu_tmp4); |
1054 | 8e1c85e3 | bellard | tcg_gen_ext8s_tl(t0, cpu_cc_src); |
1055 | 8e1c85e3 | bellard | break;
|
1056 | 8e1c85e3 | bellard | case 1: |
1057 | 8e1c85e3 | bellard | t0 = cpu_tmp0; |
1058 | 8e1c85e3 | bellard | tcg_gen_ext16s_tl(cpu_tmp4, cpu_tmp4); |
1059 | 8e1c85e3 | bellard | tcg_gen_ext16s_tl(t0, cpu_cc_src); |
1060 | 8e1c85e3 | bellard | break;
|
1061 | 8e1c85e3 | bellard | #ifdef TARGET_X86_64
|
1062 | 8e1c85e3 | bellard | case 2: |
1063 | 8e1c85e3 | bellard | t0 = cpu_tmp0; |
1064 | 8e1c85e3 | bellard | tcg_gen_ext32s_tl(cpu_tmp4, cpu_tmp4); |
1065 | 8e1c85e3 | bellard | tcg_gen_ext32s_tl(t0, cpu_cc_src); |
1066 | 8e1c85e3 | bellard | break;
|
1067 | 8e1c85e3 | bellard | #endif
|
1068 | 8e1c85e3 | bellard | default:
|
1069 | 8e1c85e3 | bellard | t0 = cpu_cc_src; |
1070 | 8e1c85e3 | bellard | break;
|
1071 | 8e1c85e3 | bellard | } |
1072 | 8e1c85e3 | bellard | tcg_gen_brcond_tl(cond, cpu_tmp4, t0, l1); |
1073 | 8e1c85e3 | bellard | break;
|
1074 | 8e1c85e3 | bellard | |
1075 | 8e1c85e3 | bellard | default:
|
1076 | 8e1c85e3 | bellard | goto slow_jcc;
|
1077 | 8e1c85e3 | bellard | } |
1078 | 8e1c85e3 | bellard | break;
|
1079 | 8e1c85e3 | bellard | |
1080 | 8e1c85e3 | bellard | /* some jumps are easy to compute */
|
1081 | 8e1c85e3 | bellard | case CC_OP_ADDB:
|
1082 | 8e1c85e3 | bellard | case CC_OP_ADDW:
|
1083 | 8e1c85e3 | bellard | case CC_OP_ADDL:
|
1084 | 8e1c85e3 | bellard | case CC_OP_ADDQ:
|
1085 | 8e1c85e3 | bellard | |
1086 | 8e1c85e3 | bellard | case CC_OP_ADCB:
|
1087 | 8e1c85e3 | bellard | case CC_OP_ADCW:
|
1088 | 8e1c85e3 | bellard | case CC_OP_ADCL:
|
1089 | 8e1c85e3 | bellard | case CC_OP_ADCQ:
|
1090 | 8e1c85e3 | bellard | |
1091 | 8e1c85e3 | bellard | case CC_OP_SBBB:
|
1092 | 8e1c85e3 | bellard | case CC_OP_SBBW:
|
1093 | 8e1c85e3 | bellard | case CC_OP_SBBL:
|
1094 | 8e1c85e3 | bellard | case CC_OP_SBBQ:
|
1095 | 8e1c85e3 | bellard | |
1096 | 8e1c85e3 | bellard | case CC_OP_LOGICB:
|
1097 | 8e1c85e3 | bellard | case CC_OP_LOGICW:
|
1098 | 8e1c85e3 | bellard | case CC_OP_LOGICL:
|
1099 | 8e1c85e3 | bellard | case CC_OP_LOGICQ:
|
1100 | 8e1c85e3 | bellard | |
1101 | 8e1c85e3 | bellard | case CC_OP_INCB:
|
1102 | 8e1c85e3 | bellard | case CC_OP_INCW:
|
1103 | 8e1c85e3 | bellard | case CC_OP_INCL:
|
1104 | 8e1c85e3 | bellard | case CC_OP_INCQ:
|
1105 | 8e1c85e3 | bellard | |
1106 | 8e1c85e3 | bellard | case CC_OP_DECB:
|
1107 | 8e1c85e3 | bellard | case CC_OP_DECW:
|
1108 | 8e1c85e3 | bellard | case CC_OP_DECL:
|
1109 | 8e1c85e3 | bellard | case CC_OP_DECQ:
|
1110 | 8e1c85e3 | bellard | |
1111 | 8e1c85e3 | bellard | case CC_OP_SHLB:
|
1112 | 8e1c85e3 | bellard | case CC_OP_SHLW:
|
1113 | 8e1c85e3 | bellard | case CC_OP_SHLL:
|
1114 | 8e1c85e3 | bellard | case CC_OP_SHLQ:
|
1115 | 8e1c85e3 | bellard | |
1116 | 8e1c85e3 | bellard | case CC_OP_SARB:
|
1117 | 8e1c85e3 | bellard | case CC_OP_SARW:
|
1118 | 8e1c85e3 | bellard | case CC_OP_SARL:
|
1119 | 8e1c85e3 | bellard | case CC_OP_SARQ:
|
1120 | 8e1c85e3 | bellard | switch(jcc_op) {
|
1121 | 8e1c85e3 | bellard | case JCC_Z:
|
1122 | 8e1c85e3 | bellard | size = (cc_op - CC_OP_ADDB) & 3;
|
1123 | 8e1c85e3 | bellard | goto fast_jcc_z;
|
1124 | 8e1c85e3 | bellard | case JCC_S:
|
1125 | 8e1c85e3 | bellard | size = (cc_op - CC_OP_ADDB) & 3;
|
1126 | 8e1c85e3 | bellard | goto fast_jcc_s;
|
1127 | 8e1c85e3 | bellard | default:
|
1128 | 8e1c85e3 | bellard | goto slow_jcc;
|
1129 | 8e1c85e3 | bellard | } |
1130 | 8e1c85e3 | bellard | break;
|
1131 | 8e1c85e3 | bellard | default:
|
1132 | 8e1c85e3 | bellard | slow_jcc:
|
1133 | 1e4840bf | bellard | gen_setcc_slow_T0(s, jcc_op); |
1134 | cb63669a | pbrook | tcg_gen_brcondi_tl(inv ? TCG_COND_EQ : TCG_COND_NE, |
1135 | cb63669a | pbrook | cpu_T[0], 0, l1); |
1136 | 8e1c85e3 | bellard | break;
|
1137 | 8e1c85e3 | bellard | } |
1138 | 8e1c85e3 | bellard | } |
1139 | 8e1c85e3 | bellard | |
1140 | 14ce26e7 | bellard | /* XXX: does not work with gdbstub "ice" single step - not a
|
1141 | 14ce26e7 | bellard | serious problem */
|
1142 | 14ce26e7 | bellard | static int gen_jz_ecx_string(DisasContext *s, target_ulong next_eip) |
1143 | 2c0262af | bellard | { |
1144 | 14ce26e7 | bellard | int l1, l2;
|
1145 | 14ce26e7 | bellard | |
1146 | 14ce26e7 | bellard | l1 = gen_new_label(); |
1147 | 14ce26e7 | bellard | l2 = gen_new_label(); |
1148 | 6e0d8677 | bellard | gen_op_jnz_ecx(s->aflag, l1); |
1149 | 14ce26e7 | bellard | gen_set_label(l2); |
1150 | 14ce26e7 | bellard | gen_jmp_tb(s, next_eip, 1);
|
1151 | 14ce26e7 | bellard | gen_set_label(l1); |
1152 | 14ce26e7 | bellard | return l2;
|
1153 | 2c0262af | bellard | } |
1154 | 2c0262af | bellard | |
1155 | 2c0262af | bellard | static inline void gen_stos(DisasContext *s, int ot) |
1156 | 2c0262af | bellard | { |
1157 | 57fec1fe | bellard | gen_op_mov_TN_reg(OT_LONG, 0, R_EAX);
|
1158 | 2c0262af | bellard | gen_string_movl_A0_EDI(s); |
1159 | 57fec1fe | bellard | gen_op_st_T0_A0(ot + s->mem_index); |
1160 | 6e0d8677 | bellard | gen_op_movl_T0_Dshift(ot); |
1161 | 6e0d8677 | bellard | gen_op_add_reg_T0(s->aflag, R_EDI); |
1162 | 2c0262af | bellard | } |
1163 | 2c0262af | bellard | |
1164 | 2c0262af | bellard | static inline void gen_lods(DisasContext *s, int ot) |
1165 | 2c0262af | bellard | { |
1166 | 2c0262af | bellard | gen_string_movl_A0_ESI(s); |
1167 | 57fec1fe | bellard | gen_op_ld_T0_A0(ot + s->mem_index); |
1168 | 57fec1fe | bellard | gen_op_mov_reg_T0(ot, R_EAX); |
1169 | 6e0d8677 | bellard | gen_op_movl_T0_Dshift(ot); |
1170 | 6e0d8677 | bellard | gen_op_add_reg_T0(s->aflag, R_ESI); |
1171 | 2c0262af | bellard | } |
1172 | 2c0262af | bellard | |
1173 | 2c0262af | bellard | static inline void gen_scas(DisasContext *s, int ot) |
1174 | 2c0262af | bellard | { |
1175 | 57fec1fe | bellard | gen_op_mov_TN_reg(OT_LONG, 0, R_EAX);
|
1176 | 2c0262af | bellard | gen_string_movl_A0_EDI(s); |
1177 | 57fec1fe | bellard | gen_op_ld_T1_A0(ot + s->mem_index); |
1178 | 2c0262af | bellard | gen_op_cmpl_T0_T1_cc(); |
1179 | 6e0d8677 | bellard | gen_op_movl_T0_Dshift(ot); |
1180 | 6e0d8677 | bellard | gen_op_add_reg_T0(s->aflag, R_EDI); |
1181 | 2c0262af | bellard | } |
1182 | 2c0262af | bellard | |
1183 | 2c0262af | bellard | static inline void gen_cmps(DisasContext *s, int ot) |
1184 | 2c0262af | bellard | { |
1185 | 2c0262af | bellard | gen_string_movl_A0_ESI(s); |
1186 | 57fec1fe | bellard | gen_op_ld_T0_A0(ot + s->mem_index); |
1187 | 2c0262af | bellard | gen_string_movl_A0_EDI(s); |
1188 | 57fec1fe | bellard | gen_op_ld_T1_A0(ot + s->mem_index); |
1189 | 2c0262af | bellard | gen_op_cmpl_T0_T1_cc(); |
1190 | 6e0d8677 | bellard | gen_op_movl_T0_Dshift(ot); |
1191 | 6e0d8677 | bellard | gen_op_add_reg_T0(s->aflag, R_ESI); |
1192 | 6e0d8677 | bellard | gen_op_add_reg_T0(s->aflag, R_EDI); |
1193 | 2c0262af | bellard | } |
1194 | 2c0262af | bellard | |
1195 | 2c0262af | bellard | static inline void gen_ins(DisasContext *s, int ot) |
1196 | 2c0262af | bellard | { |
1197 | 2e70f6ef | pbrook | if (use_icount)
|
1198 | 2e70f6ef | pbrook | gen_io_start(); |
1199 | 2c0262af | bellard | gen_string_movl_A0_EDI(s); |
1200 | 6e0d8677 | bellard | /* Note: we must do this dummy write first to be restartable in
|
1201 | 6e0d8677 | bellard | case of page fault. */
|
1202 | 9772c73b | bellard | gen_op_movl_T0_0(); |
1203 | 57fec1fe | bellard | gen_op_st_T0_A0(ot + s->mem_index); |
1204 | b8b6a50b | bellard | gen_op_mov_TN_reg(OT_WORD, 1, R_EDX);
|
1205 | b6abf97d | bellard | tcg_gen_trunc_tl_i32(cpu_tmp2_i32, cpu_T[1]);
|
1206 | b6abf97d | bellard | tcg_gen_andi_i32(cpu_tmp2_i32, cpu_tmp2_i32, 0xffff);
|
1207 | a7812ae4 | pbrook | gen_helper_in_func(ot, cpu_T[0], cpu_tmp2_i32);
|
1208 | 57fec1fe | bellard | gen_op_st_T0_A0(ot + s->mem_index); |
1209 | 6e0d8677 | bellard | gen_op_movl_T0_Dshift(ot); |
1210 | 6e0d8677 | bellard | gen_op_add_reg_T0(s->aflag, R_EDI); |
1211 | 2e70f6ef | pbrook | if (use_icount)
|
1212 | 2e70f6ef | pbrook | gen_io_end(); |
1213 | 2c0262af | bellard | } |
1214 | 2c0262af | bellard | |
1215 | 2c0262af | bellard | static inline void gen_outs(DisasContext *s, int ot) |
1216 | 2c0262af | bellard | { |
1217 | 2e70f6ef | pbrook | if (use_icount)
|
1218 | 2e70f6ef | pbrook | gen_io_start(); |
1219 | 2c0262af | bellard | gen_string_movl_A0_ESI(s); |
1220 | 57fec1fe | bellard | gen_op_ld_T0_A0(ot + s->mem_index); |
1221 | b8b6a50b | bellard | |
1222 | b8b6a50b | bellard | gen_op_mov_TN_reg(OT_WORD, 1, R_EDX);
|
1223 | b6abf97d | bellard | tcg_gen_trunc_tl_i32(cpu_tmp2_i32, cpu_T[1]);
|
1224 | b6abf97d | bellard | tcg_gen_andi_i32(cpu_tmp2_i32, cpu_tmp2_i32, 0xffff);
|
1225 | b6abf97d | bellard | tcg_gen_trunc_tl_i32(cpu_tmp3_i32, cpu_T[0]);
|
1226 | a7812ae4 | pbrook | gen_helper_out_func(ot, cpu_tmp2_i32, cpu_tmp3_i32); |
1227 | b8b6a50b | bellard | |
1228 | 6e0d8677 | bellard | gen_op_movl_T0_Dshift(ot); |
1229 | 6e0d8677 | bellard | gen_op_add_reg_T0(s->aflag, R_ESI); |
1230 | 2e70f6ef | pbrook | if (use_icount)
|
1231 | 2e70f6ef | pbrook | gen_io_end(); |
1232 | 2c0262af | bellard | } |
1233 | 2c0262af | bellard | |
1234 | 2c0262af | bellard | /* same method as Valgrind : we generate jumps to current or next
|
1235 | 2c0262af | bellard | instruction */
|
1236 | 2c0262af | bellard | #define GEN_REPZ(op) \
|
1237 | 2c0262af | bellard | static inline void gen_repz_ ## op(DisasContext *s, int ot, \ |
1238 | 14ce26e7 | bellard | target_ulong cur_eip, target_ulong next_eip) \ |
1239 | 2c0262af | bellard | { \ |
1240 | 14ce26e7 | bellard | int l2;\
|
1241 | 2c0262af | bellard | gen_update_cc_op(s); \ |
1242 | 14ce26e7 | bellard | l2 = gen_jz_ecx_string(s, next_eip); \ |
1243 | 2c0262af | bellard | gen_ ## op(s, ot); \ |
1244 | 6e0d8677 | bellard | gen_op_add_reg_im(s->aflag, R_ECX, -1); \
|
1245 | 2c0262af | bellard | /* a loop would cause two single step exceptions if ECX = 1 \
|
1246 | 2c0262af | bellard | before rep string_insn */ \
|
1247 | 2c0262af | bellard | if (!s->jmp_opt) \
|
1248 | 6e0d8677 | bellard | gen_op_jz_ecx(s->aflag, l2); \ |
1249 | 2c0262af | bellard | gen_jmp(s, cur_eip); \ |
1250 | 2c0262af | bellard | } |
1251 | 2c0262af | bellard | |
1252 | 2c0262af | bellard | #define GEN_REPZ2(op) \
|
1253 | 2c0262af | bellard | static inline void gen_repz_ ## op(DisasContext *s, int ot, \ |
1254 | 14ce26e7 | bellard | target_ulong cur_eip, \ |
1255 | 14ce26e7 | bellard | target_ulong next_eip, \ |
1256 | 2c0262af | bellard | int nz) \
|
1257 | 2c0262af | bellard | { \ |
1258 | 14ce26e7 | bellard | int l2;\
|
1259 | 2c0262af | bellard | gen_update_cc_op(s); \ |
1260 | 14ce26e7 | bellard | l2 = gen_jz_ecx_string(s, next_eip); \ |
1261 | 2c0262af | bellard | gen_ ## op(s, ot); \ |
1262 | 6e0d8677 | bellard | gen_op_add_reg_im(s->aflag, R_ECX, -1); \
|
1263 | 2c0262af | bellard | gen_op_set_cc_op(CC_OP_SUBB + ot); \ |
1264 | 8e1c85e3 | bellard | gen_jcc1(s, CC_OP_SUBB + ot, (JCC_Z << 1) | (nz ^ 1), l2); \ |
1265 | 2c0262af | bellard | if (!s->jmp_opt) \
|
1266 | 6e0d8677 | bellard | gen_op_jz_ecx(s->aflag, l2); \ |
1267 | 2c0262af | bellard | gen_jmp(s, cur_eip); \ |
1268 | 2c0262af | bellard | } |
1269 | 2c0262af | bellard | |
1270 | 2c0262af | bellard | GEN_REPZ(movs) |
1271 | 2c0262af | bellard | GEN_REPZ(stos) |
1272 | 2c0262af | bellard | GEN_REPZ(lods) |
1273 | 2c0262af | bellard | GEN_REPZ(ins) |
1274 | 2c0262af | bellard | GEN_REPZ(outs) |
1275 | 2c0262af | bellard | GEN_REPZ2(scas) |
1276 | 2c0262af | bellard | GEN_REPZ2(cmps) |
1277 | 2c0262af | bellard | |
1278 | a7812ae4 | pbrook | static void gen_helper_fp_arith_ST0_FT0(int op) |
1279 | a7812ae4 | pbrook | { |
1280 | a7812ae4 | pbrook | switch (op) {
|
1281 | a7812ae4 | pbrook | case 0: gen_helper_fadd_ST0_FT0(); break; |
1282 | a7812ae4 | pbrook | case 1: gen_helper_fmul_ST0_FT0(); break; |
1283 | a7812ae4 | pbrook | case 2: gen_helper_fcom_ST0_FT0(); break; |
1284 | a7812ae4 | pbrook | case 3: gen_helper_fcom_ST0_FT0(); break; |
1285 | a7812ae4 | pbrook | case 4: gen_helper_fsub_ST0_FT0(); break; |
1286 | a7812ae4 | pbrook | case 5: gen_helper_fsubr_ST0_FT0(); break; |
1287 | a7812ae4 | pbrook | case 6: gen_helper_fdiv_ST0_FT0(); break; |
1288 | a7812ae4 | pbrook | case 7: gen_helper_fdivr_ST0_FT0(); break; |
1289 | a7812ae4 | pbrook | } |
1290 | a7812ae4 | pbrook | } |
1291 | 2c0262af | bellard | |
1292 | 2c0262af | bellard | /* NOTE the exception in "r" op ordering */
|
1293 | a7812ae4 | pbrook | static void gen_helper_fp_arith_STN_ST0(int op, int opreg) |
1294 | a7812ae4 | pbrook | { |
1295 | a7812ae4 | pbrook | TCGv_i32 tmp = tcg_const_i32(opreg); |
1296 | a7812ae4 | pbrook | switch (op) {
|
1297 | a7812ae4 | pbrook | case 0: gen_helper_fadd_STN_ST0(tmp); break; |
1298 | a7812ae4 | pbrook | case 1: gen_helper_fmul_STN_ST0(tmp); break; |
1299 | a7812ae4 | pbrook | case 4: gen_helper_fsubr_STN_ST0(tmp); break; |
1300 | a7812ae4 | pbrook | case 5: gen_helper_fsub_STN_ST0(tmp); break; |
1301 | a7812ae4 | pbrook | case 6: gen_helper_fdivr_STN_ST0(tmp); break; |
1302 | a7812ae4 | pbrook | case 7: gen_helper_fdiv_STN_ST0(tmp); break; |
1303 | a7812ae4 | pbrook | } |
1304 | a7812ae4 | pbrook | } |
1305 | 2c0262af | bellard | |
1306 | 2c0262af | bellard | /* if d == OR_TMP0, it means memory operand (address in A0) */
|
1307 | 2c0262af | bellard | static void gen_op(DisasContext *s1, int op, int ot, int d) |
1308 | 2c0262af | bellard | { |
1309 | 2c0262af | bellard | if (d != OR_TMP0) {
|
1310 | 57fec1fe | bellard | gen_op_mov_TN_reg(ot, 0, d);
|
1311 | 2c0262af | bellard | } else {
|
1312 | 57fec1fe | bellard | gen_op_ld_T0_A0(ot + s1->mem_index); |
1313 | 2c0262af | bellard | } |
1314 | 2c0262af | bellard | switch(op) {
|
1315 | 2c0262af | bellard | case OP_ADCL:
|
1316 | cad3a37d | bellard | if (s1->cc_op != CC_OP_DYNAMIC)
|
1317 | cad3a37d | bellard | gen_op_set_cc_op(s1->cc_op); |
1318 | cad3a37d | bellard | gen_compute_eflags_c(cpu_tmp4); |
1319 | cad3a37d | bellard | tcg_gen_add_tl(cpu_T[0], cpu_T[0], cpu_T[1]); |
1320 | cad3a37d | bellard | tcg_gen_add_tl(cpu_T[0], cpu_T[0], cpu_tmp4); |
1321 | cad3a37d | bellard | if (d != OR_TMP0)
|
1322 | cad3a37d | bellard | gen_op_mov_reg_T0(ot, d); |
1323 | cad3a37d | bellard | else
|
1324 | cad3a37d | bellard | gen_op_st_T0_A0(ot + s1->mem_index); |
1325 | cad3a37d | bellard | tcg_gen_mov_tl(cpu_cc_src, cpu_T[1]);
|
1326 | cad3a37d | bellard | tcg_gen_mov_tl(cpu_cc_dst, cpu_T[0]);
|
1327 | cad3a37d | bellard | tcg_gen_trunc_tl_i32(cpu_tmp2_i32, cpu_tmp4); |
1328 | cad3a37d | bellard | tcg_gen_shli_i32(cpu_tmp2_i32, cpu_tmp2_i32, 2);
|
1329 | cad3a37d | bellard | tcg_gen_addi_i32(cpu_cc_op, cpu_tmp2_i32, CC_OP_ADDB + ot); |
1330 | cad3a37d | bellard | s1->cc_op = CC_OP_DYNAMIC; |
1331 | cad3a37d | bellard | break;
|
1332 | 2c0262af | bellard | case OP_SBBL:
|
1333 | 2c0262af | bellard | if (s1->cc_op != CC_OP_DYNAMIC)
|
1334 | 2c0262af | bellard | gen_op_set_cc_op(s1->cc_op); |
1335 | cad3a37d | bellard | gen_compute_eflags_c(cpu_tmp4); |
1336 | cad3a37d | bellard | tcg_gen_sub_tl(cpu_T[0], cpu_T[0], cpu_T[1]); |
1337 | cad3a37d | bellard | tcg_gen_sub_tl(cpu_T[0], cpu_T[0], cpu_tmp4); |
1338 | cad3a37d | bellard | if (d != OR_TMP0)
|
1339 | 57fec1fe | bellard | gen_op_mov_reg_T0(ot, d); |
1340 | cad3a37d | bellard | else
|
1341 | cad3a37d | bellard | gen_op_st_T0_A0(ot + s1->mem_index); |
1342 | cad3a37d | bellard | tcg_gen_mov_tl(cpu_cc_src, cpu_T[1]);
|
1343 | cad3a37d | bellard | tcg_gen_mov_tl(cpu_cc_dst, cpu_T[0]);
|
1344 | cad3a37d | bellard | tcg_gen_trunc_tl_i32(cpu_tmp2_i32, cpu_tmp4); |
1345 | cad3a37d | bellard | tcg_gen_shli_i32(cpu_tmp2_i32, cpu_tmp2_i32, 2);
|
1346 | cad3a37d | bellard | tcg_gen_addi_i32(cpu_cc_op, cpu_tmp2_i32, CC_OP_SUBB + ot); |
1347 | 2c0262af | bellard | s1->cc_op = CC_OP_DYNAMIC; |
1348 | cad3a37d | bellard | break;
|
1349 | 2c0262af | bellard | case OP_ADDL:
|
1350 | 2c0262af | bellard | gen_op_addl_T0_T1(); |
1351 | cad3a37d | bellard | if (d != OR_TMP0)
|
1352 | cad3a37d | bellard | gen_op_mov_reg_T0(ot, d); |
1353 | cad3a37d | bellard | else
|
1354 | cad3a37d | bellard | gen_op_st_T0_A0(ot + s1->mem_index); |
1355 | cad3a37d | bellard | gen_op_update2_cc(); |
1356 | 2c0262af | bellard | s1->cc_op = CC_OP_ADDB + ot; |
1357 | 2c0262af | bellard | break;
|
1358 | 2c0262af | bellard | case OP_SUBL:
|
1359 | 57fec1fe | bellard | tcg_gen_sub_tl(cpu_T[0], cpu_T[0], cpu_T[1]); |
1360 | cad3a37d | bellard | if (d != OR_TMP0)
|
1361 | cad3a37d | bellard | gen_op_mov_reg_T0(ot, d); |
1362 | cad3a37d | bellard | else
|
1363 | cad3a37d | bellard | gen_op_st_T0_A0(ot + s1->mem_index); |
1364 | cad3a37d | bellard | gen_op_update2_cc(); |
1365 | 2c0262af | bellard | s1->cc_op = CC_OP_SUBB + ot; |
1366 | 2c0262af | bellard | break;
|
1367 | 2c0262af | bellard | default:
|
1368 | 2c0262af | bellard | case OP_ANDL:
|
1369 | 57fec1fe | bellard | tcg_gen_and_tl(cpu_T[0], cpu_T[0], cpu_T[1]); |
1370 | cad3a37d | bellard | if (d != OR_TMP0)
|
1371 | cad3a37d | bellard | gen_op_mov_reg_T0(ot, d); |
1372 | cad3a37d | bellard | else
|
1373 | cad3a37d | bellard | gen_op_st_T0_A0(ot + s1->mem_index); |
1374 | cad3a37d | bellard | gen_op_update1_cc(); |
1375 | 57fec1fe | bellard | s1->cc_op = CC_OP_LOGICB + ot; |
1376 | 57fec1fe | bellard | break;
|
1377 | 2c0262af | bellard | case OP_ORL:
|
1378 | 57fec1fe | bellard | tcg_gen_or_tl(cpu_T[0], cpu_T[0], cpu_T[1]); |
1379 | cad3a37d | bellard | if (d != OR_TMP0)
|
1380 | cad3a37d | bellard | gen_op_mov_reg_T0(ot, d); |
1381 | cad3a37d | bellard | else
|
1382 | cad3a37d | bellard | gen_op_st_T0_A0(ot + s1->mem_index); |
1383 | cad3a37d | bellard | gen_op_update1_cc(); |
1384 | 57fec1fe | bellard | s1->cc_op = CC_OP_LOGICB + ot; |
1385 | 57fec1fe | bellard | break;
|
1386 | 2c0262af | bellard | case OP_XORL:
|
1387 | 57fec1fe | bellard | tcg_gen_xor_tl(cpu_T[0], cpu_T[0], cpu_T[1]); |
1388 | cad3a37d | bellard | if (d != OR_TMP0)
|
1389 | cad3a37d | bellard | gen_op_mov_reg_T0(ot, d); |
1390 | cad3a37d | bellard | else
|
1391 | cad3a37d | bellard | gen_op_st_T0_A0(ot + s1->mem_index); |
1392 | cad3a37d | bellard | gen_op_update1_cc(); |
1393 | 2c0262af | bellard | s1->cc_op = CC_OP_LOGICB + ot; |
1394 | 2c0262af | bellard | break;
|
1395 | 2c0262af | bellard | case OP_CMPL:
|
1396 | 2c0262af | bellard | gen_op_cmpl_T0_T1_cc(); |
1397 | 2c0262af | bellard | s1->cc_op = CC_OP_SUBB + ot; |
1398 | 2c0262af | bellard | break;
|
1399 | 2c0262af | bellard | } |
1400 | b6abf97d | bellard | } |
1401 | b6abf97d | bellard | |
1402 | 2c0262af | bellard | /* if d == OR_TMP0, it means memory operand (address in A0) */
|
1403 | 2c0262af | bellard | static void gen_inc(DisasContext *s1, int ot, int d, int c) |
1404 | 2c0262af | bellard | { |
1405 | 2c0262af | bellard | if (d != OR_TMP0)
|
1406 | 57fec1fe | bellard | gen_op_mov_TN_reg(ot, 0, d);
|
1407 | 2c0262af | bellard | else
|
1408 | 57fec1fe | bellard | gen_op_ld_T0_A0(ot + s1->mem_index); |
1409 | 2c0262af | bellard | if (s1->cc_op != CC_OP_DYNAMIC)
|
1410 | 2c0262af | bellard | gen_op_set_cc_op(s1->cc_op); |
1411 | 2c0262af | bellard | if (c > 0) { |
1412 | b6abf97d | bellard | tcg_gen_addi_tl(cpu_T[0], cpu_T[0], 1); |
1413 | 2c0262af | bellard | s1->cc_op = CC_OP_INCB + ot; |
1414 | 2c0262af | bellard | } else {
|
1415 | b6abf97d | bellard | tcg_gen_addi_tl(cpu_T[0], cpu_T[0], -1); |
1416 | 2c0262af | bellard | s1->cc_op = CC_OP_DECB + ot; |
1417 | 2c0262af | bellard | } |
1418 | 2c0262af | bellard | if (d != OR_TMP0)
|
1419 | 57fec1fe | bellard | gen_op_mov_reg_T0(ot, d); |
1420 | 2c0262af | bellard | else
|
1421 | 57fec1fe | bellard | gen_op_st_T0_A0(ot + s1->mem_index); |
1422 | b6abf97d | bellard | gen_compute_eflags_c(cpu_cc_src); |
1423 | cd31fefa | bellard | tcg_gen_mov_tl(cpu_cc_dst, cpu_T[0]);
|
1424 | 2c0262af | bellard | } |
1425 | 2c0262af | bellard | |
1426 | b6abf97d | bellard | static void gen_shift_rm_T1(DisasContext *s, int ot, int op1, |
1427 | b6abf97d | bellard | int is_right, int is_arith) |
1428 | 2c0262af | bellard | { |
1429 | b6abf97d | bellard | target_ulong mask; |
1430 | b6abf97d | bellard | int shift_label;
|
1431 | 1e4840bf | bellard | TCGv t0, t1; |
1432 | 1e4840bf | bellard | |
1433 | b6abf97d | bellard | if (ot == OT_QUAD)
|
1434 | b6abf97d | bellard | mask = 0x3f;
|
1435 | 2c0262af | bellard | else
|
1436 | b6abf97d | bellard | mask = 0x1f;
|
1437 | 3b46e624 | ths | |
1438 | b6abf97d | bellard | /* load */
|
1439 | b6abf97d | bellard | if (op1 == OR_TMP0)
|
1440 | b6abf97d | bellard | gen_op_ld_T0_A0(ot + s->mem_index); |
1441 | 2c0262af | bellard | else
|
1442 | b6abf97d | bellard | gen_op_mov_TN_reg(ot, 0, op1);
|
1443 | b6abf97d | bellard | |
1444 | b6abf97d | bellard | tcg_gen_andi_tl(cpu_T[1], cpu_T[1], mask); |
1445 | b6abf97d | bellard | |
1446 | b6abf97d | bellard | tcg_gen_addi_tl(cpu_tmp5, cpu_T[1], -1); |
1447 | b6abf97d | bellard | |
1448 | b6abf97d | bellard | if (is_right) {
|
1449 | b6abf97d | bellard | if (is_arith) {
|
1450 | f484d386 | bellard | gen_exts(ot, cpu_T[0]);
|
1451 | b6abf97d | bellard | tcg_gen_sar_tl(cpu_T3, cpu_T[0], cpu_tmp5);
|
1452 | b6abf97d | bellard | tcg_gen_sar_tl(cpu_T[0], cpu_T[0], cpu_T[1]); |
1453 | b6abf97d | bellard | } else {
|
1454 | cad3a37d | bellard | gen_extu(ot, cpu_T[0]);
|
1455 | b6abf97d | bellard | tcg_gen_shr_tl(cpu_T3, cpu_T[0], cpu_tmp5);
|
1456 | b6abf97d | bellard | tcg_gen_shr_tl(cpu_T[0], cpu_T[0], cpu_T[1]); |
1457 | b6abf97d | bellard | } |
1458 | b6abf97d | bellard | } else {
|
1459 | b6abf97d | bellard | tcg_gen_shl_tl(cpu_T3, cpu_T[0], cpu_tmp5);
|
1460 | b6abf97d | bellard | tcg_gen_shl_tl(cpu_T[0], cpu_T[0], cpu_T[1]); |
1461 | b6abf97d | bellard | } |
1462 | b6abf97d | bellard | |
1463 | b6abf97d | bellard | /* store */
|
1464 | b6abf97d | bellard | if (op1 == OR_TMP0)
|
1465 | b6abf97d | bellard | gen_op_st_T0_A0(ot + s->mem_index); |
1466 | b6abf97d | bellard | else
|
1467 | b6abf97d | bellard | gen_op_mov_reg_T0(ot, op1); |
1468 | b6abf97d | bellard | |
1469 | b6abf97d | bellard | /* update eflags if non zero shift */
|
1470 | b6abf97d | bellard | if (s->cc_op != CC_OP_DYNAMIC)
|
1471 | b6abf97d | bellard | gen_op_set_cc_op(s->cc_op); |
1472 | b6abf97d | bellard | |
1473 | 1e4840bf | bellard | /* XXX: inefficient */
|
1474 | a7812ae4 | pbrook | t0 = tcg_temp_local_new(); |
1475 | a7812ae4 | pbrook | t1 = tcg_temp_local_new(); |
1476 | 1e4840bf | bellard | |
1477 | 1e4840bf | bellard | tcg_gen_mov_tl(t0, cpu_T[0]);
|
1478 | 1e4840bf | bellard | tcg_gen_mov_tl(t1, cpu_T3); |
1479 | 1e4840bf | bellard | |
1480 | b6abf97d | bellard | shift_label = gen_new_label(); |
1481 | cb63669a | pbrook | tcg_gen_brcondi_tl(TCG_COND_EQ, cpu_T[1], 0, shift_label); |
1482 | b6abf97d | bellard | |
1483 | 1e4840bf | bellard | tcg_gen_mov_tl(cpu_cc_src, t1); |
1484 | 1e4840bf | bellard | tcg_gen_mov_tl(cpu_cc_dst, t0); |
1485 | b6abf97d | bellard | if (is_right)
|
1486 | b6abf97d | bellard | tcg_gen_movi_i32(cpu_cc_op, CC_OP_SARB + ot); |
1487 | b6abf97d | bellard | else
|
1488 | b6abf97d | bellard | tcg_gen_movi_i32(cpu_cc_op, CC_OP_SHLB + ot); |
1489 | b6abf97d | bellard | |
1490 | b6abf97d | bellard | gen_set_label(shift_label); |
1491 | b6abf97d | bellard | s->cc_op = CC_OP_DYNAMIC; /* cannot predict flags after */
|
1492 | 1e4840bf | bellard | |
1493 | 1e4840bf | bellard | tcg_temp_free(t0); |
1494 | 1e4840bf | bellard | tcg_temp_free(t1); |
1495 | b6abf97d | bellard | } |
1496 | b6abf97d | bellard | |
1497 | c1c37968 | bellard | static void gen_shift_rm_im(DisasContext *s, int ot, int op1, int op2, |
1498 | c1c37968 | bellard | int is_right, int is_arith) |
1499 | c1c37968 | bellard | { |
1500 | c1c37968 | bellard | int mask;
|
1501 | c1c37968 | bellard | |
1502 | c1c37968 | bellard | if (ot == OT_QUAD)
|
1503 | c1c37968 | bellard | mask = 0x3f;
|
1504 | c1c37968 | bellard | else
|
1505 | c1c37968 | bellard | mask = 0x1f;
|
1506 | c1c37968 | bellard | |
1507 | c1c37968 | bellard | /* load */
|
1508 | c1c37968 | bellard | if (op1 == OR_TMP0)
|
1509 | c1c37968 | bellard | gen_op_ld_T0_A0(ot + s->mem_index); |
1510 | c1c37968 | bellard | else
|
1511 | c1c37968 | bellard | gen_op_mov_TN_reg(ot, 0, op1);
|
1512 | c1c37968 | bellard | |
1513 | c1c37968 | bellard | op2 &= mask; |
1514 | c1c37968 | bellard | if (op2 != 0) { |
1515 | c1c37968 | bellard | if (is_right) {
|
1516 | c1c37968 | bellard | if (is_arith) {
|
1517 | c1c37968 | bellard | gen_exts(ot, cpu_T[0]);
|
1518 | 2a449d14 | bellard | tcg_gen_sari_tl(cpu_tmp4, cpu_T[0], op2 - 1); |
1519 | c1c37968 | bellard | tcg_gen_sari_tl(cpu_T[0], cpu_T[0], op2); |
1520 | c1c37968 | bellard | } else {
|
1521 | c1c37968 | bellard | gen_extu(ot, cpu_T[0]);
|
1522 | 2a449d14 | bellard | tcg_gen_shri_tl(cpu_tmp4, cpu_T[0], op2 - 1); |
1523 | c1c37968 | bellard | tcg_gen_shri_tl(cpu_T[0], cpu_T[0], op2); |
1524 | c1c37968 | bellard | } |
1525 | c1c37968 | bellard | } else {
|
1526 | 2a449d14 | bellard | tcg_gen_shli_tl(cpu_tmp4, cpu_T[0], op2 - 1); |
1527 | c1c37968 | bellard | tcg_gen_shli_tl(cpu_T[0], cpu_T[0], op2); |
1528 | c1c37968 | bellard | } |
1529 | c1c37968 | bellard | } |
1530 | c1c37968 | bellard | |
1531 | c1c37968 | bellard | /* store */
|
1532 | c1c37968 | bellard | if (op1 == OR_TMP0)
|
1533 | c1c37968 | bellard | gen_op_st_T0_A0(ot + s->mem_index); |
1534 | c1c37968 | bellard | else
|
1535 | c1c37968 | bellard | gen_op_mov_reg_T0(ot, op1); |
1536 | c1c37968 | bellard | |
1537 | c1c37968 | bellard | /* update eflags if non zero shift */
|
1538 | c1c37968 | bellard | if (op2 != 0) { |
1539 | 2a449d14 | bellard | tcg_gen_mov_tl(cpu_cc_src, cpu_tmp4); |
1540 | c1c37968 | bellard | tcg_gen_mov_tl(cpu_cc_dst, cpu_T[0]);
|
1541 | c1c37968 | bellard | if (is_right)
|
1542 | c1c37968 | bellard | s->cc_op = CC_OP_SARB + ot; |
1543 | c1c37968 | bellard | else
|
1544 | c1c37968 | bellard | s->cc_op = CC_OP_SHLB + ot; |
1545 | c1c37968 | bellard | } |
1546 | c1c37968 | bellard | } |
1547 | c1c37968 | bellard | |
1548 | b6abf97d | bellard | static inline void tcg_gen_lshift(TCGv ret, TCGv arg1, target_long arg2) |
1549 | b6abf97d | bellard | { |
1550 | b6abf97d | bellard | if (arg2 >= 0) |
1551 | b6abf97d | bellard | tcg_gen_shli_tl(ret, arg1, arg2); |
1552 | b6abf97d | bellard | else
|
1553 | b6abf97d | bellard | tcg_gen_shri_tl(ret, arg1, -arg2); |
1554 | b6abf97d | bellard | } |
1555 | b6abf97d | bellard | |
1556 | b6abf97d | bellard | static void gen_rot_rm_T1(DisasContext *s, int ot, int op1, |
1557 | b6abf97d | bellard | int is_right)
|
1558 | b6abf97d | bellard | { |
1559 | b6abf97d | bellard | target_ulong mask; |
1560 | b6abf97d | bellard | int label1, label2, data_bits;
|
1561 | 1e4840bf | bellard | TCGv t0, t1, t2, a0; |
1562 | 1e4840bf | bellard | |
1563 | 1e4840bf | bellard | /* XXX: inefficient, but we must use local temps */
|
1564 | a7812ae4 | pbrook | t0 = tcg_temp_local_new(); |
1565 | a7812ae4 | pbrook | t1 = tcg_temp_local_new(); |
1566 | a7812ae4 | pbrook | t2 = tcg_temp_local_new(); |
1567 | a7812ae4 | pbrook | a0 = tcg_temp_local_new(); |
1568 | 1e4840bf | bellard | |
1569 | b6abf97d | bellard | if (ot == OT_QUAD)
|
1570 | b6abf97d | bellard | mask = 0x3f;
|
1571 | b6abf97d | bellard | else
|
1572 | b6abf97d | bellard | mask = 0x1f;
|
1573 | b6abf97d | bellard | |
1574 | b6abf97d | bellard | /* load */
|
1575 | 1e4840bf | bellard | if (op1 == OR_TMP0) {
|
1576 | 1e4840bf | bellard | tcg_gen_mov_tl(a0, cpu_A0); |
1577 | 1e4840bf | bellard | gen_op_ld_v(ot + s->mem_index, t0, a0); |
1578 | 1e4840bf | bellard | } else {
|
1579 | 1e4840bf | bellard | gen_op_mov_v_reg(ot, t0, op1); |
1580 | 1e4840bf | bellard | } |
1581 | b6abf97d | bellard | |
1582 | 1e4840bf | bellard | tcg_gen_mov_tl(t1, cpu_T[1]);
|
1583 | 1e4840bf | bellard | |
1584 | 1e4840bf | bellard | tcg_gen_andi_tl(t1, t1, mask); |
1585 | b6abf97d | bellard | |
1586 | b6abf97d | bellard | /* Must test zero case to avoid using undefined behaviour in TCG
|
1587 | b6abf97d | bellard | shifts. */
|
1588 | b6abf97d | bellard | label1 = gen_new_label(); |
1589 | 1e4840bf | bellard | tcg_gen_brcondi_tl(TCG_COND_EQ, t1, 0, label1);
|
1590 | b6abf97d | bellard | |
1591 | b6abf97d | bellard | if (ot <= OT_WORD)
|
1592 | 1e4840bf | bellard | tcg_gen_andi_tl(cpu_tmp0, t1, (1 << (3 + ot)) - 1); |
1593 | b6abf97d | bellard | else
|
1594 | 1e4840bf | bellard | tcg_gen_mov_tl(cpu_tmp0, t1); |
1595 | b6abf97d | bellard | |
1596 | 1e4840bf | bellard | gen_extu(ot, t0); |
1597 | 1e4840bf | bellard | tcg_gen_mov_tl(t2, t0); |
1598 | b6abf97d | bellard | |
1599 | b6abf97d | bellard | data_bits = 8 << ot;
|
1600 | b6abf97d | bellard | /* XXX: rely on behaviour of shifts when operand 2 overflows (XXX:
|
1601 | b6abf97d | bellard | fix TCG definition) */
|
1602 | b6abf97d | bellard | if (is_right) {
|
1603 | 1e4840bf | bellard | tcg_gen_shr_tl(cpu_tmp4, t0, cpu_tmp0); |
1604 | 5b207c00 | Aurelien Jarno | tcg_gen_subfi_tl(cpu_tmp0, data_bits, cpu_tmp0); |
1605 | 1e4840bf | bellard | tcg_gen_shl_tl(t0, t0, cpu_tmp0); |
1606 | b6abf97d | bellard | } else {
|
1607 | 1e4840bf | bellard | tcg_gen_shl_tl(cpu_tmp4, t0, cpu_tmp0); |
1608 | 5b207c00 | Aurelien Jarno | tcg_gen_subfi_tl(cpu_tmp0, data_bits, cpu_tmp0); |
1609 | 1e4840bf | bellard | tcg_gen_shr_tl(t0, t0, cpu_tmp0); |
1610 | b6abf97d | bellard | } |
1611 | 1e4840bf | bellard | tcg_gen_or_tl(t0, t0, cpu_tmp4); |
1612 | b6abf97d | bellard | |
1613 | b6abf97d | bellard | gen_set_label(label1); |
1614 | b6abf97d | bellard | /* store */
|
1615 | 1e4840bf | bellard | if (op1 == OR_TMP0) {
|
1616 | 1e4840bf | bellard | gen_op_st_v(ot + s->mem_index, t0, a0); |
1617 | 1e4840bf | bellard | } else {
|
1618 | 1e4840bf | bellard | gen_op_mov_reg_v(ot, op1, t0); |
1619 | 1e4840bf | bellard | } |
1620 | b6abf97d | bellard | |
1621 | b6abf97d | bellard | /* update eflags */
|
1622 | b6abf97d | bellard | if (s->cc_op != CC_OP_DYNAMIC)
|
1623 | b6abf97d | bellard | gen_op_set_cc_op(s->cc_op); |
1624 | b6abf97d | bellard | |
1625 | b6abf97d | bellard | label2 = gen_new_label(); |
1626 | 1e4840bf | bellard | tcg_gen_brcondi_tl(TCG_COND_EQ, t1, 0, label2);
|
1627 | b6abf97d | bellard | |
1628 | b6abf97d | bellard | gen_compute_eflags(cpu_cc_src); |
1629 | b6abf97d | bellard | tcg_gen_andi_tl(cpu_cc_src, cpu_cc_src, ~(CC_O | CC_C)); |
1630 | 1e4840bf | bellard | tcg_gen_xor_tl(cpu_tmp0, t2, t0); |
1631 | b6abf97d | bellard | tcg_gen_lshift(cpu_tmp0, cpu_tmp0, 11 - (data_bits - 1)); |
1632 | b6abf97d | bellard | tcg_gen_andi_tl(cpu_tmp0, cpu_tmp0, CC_O); |
1633 | b6abf97d | bellard | tcg_gen_or_tl(cpu_cc_src, cpu_cc_src, cpu_tmp0); |
1634 | b6abf97d | bellard | if (is_right) {
|
1635 | 1e4840bf | bellard | tcg_gen_shri_tl(t0, t0, data_bits - 1);
|
1636 | b6abf97d | bellard | } |
1637 | 1e4840bf | bellard | tcg_gen_andi_tl(t0, t0, CC_C); |
1638 | 1e4840bf | bellard | tcg_gen_or_tl(cpu_cc_src, cpu_cc_src, t0); |
1639 | b6abf97d | bellard | |
1640 | b6abf97d | bellard | tcg_gen_discard_tl(cpu_cc_dst); |
1641 | b6abf97d | bellard | tcg_gen_movi_i32(cpu_cc_op, CC_OP_EFLAGS); |
1642 | b6abf97d | bellard | |
1643 | b6abf97d | bellard | gen_set_label(label2); |
1644 | b6abf97d | bellard | s->cc_op = CC_OP_DYNAMIC; /* cannot predict flags after */
|
1645 | 1e4840bf | bellard | |
1646 | 1e4840bf | bellard | tcg_temp_free(t0); |
1647 | 1e4840bf | bellard | tcg_temp_free(t1); |
1648 | 1e4840bf | bellard | tcg_temp_free(t2); |
1649 | 1e4840bf | bellard | tcg_temp_free(a0); |
1650 | b6abf97d | bellard | } |
1651 | b6abf97d | bellard | |
1652 | 8cd6345d | malc | static void gen_rot_rm_im(DisasContext *s, int ot, int op1, int op2, |
1653 | 8cd6345d | malc | int is_right)
|
1654 | 8cd6345d | malc | { |
1655 | 8cd6345d | malc | int mask;
|
1656 | 8cd6345d | malc | int data_bits;
|
1657 | 8cd6345d | malc | TCGv t0, t1, a0; |
1658 | 8cd6345d | malc | |
1659 | 8cd6345d | malc | /* XXX: inefficient, but we must use local temps */
|
1660 | 8cd6345d | malc | t0 = tcg_temp_local_new(); |
1661 | 8cd6345d | malc | t1 = tcg_temp_local_new(); |
1662 | 8cd6345d | malc | a0 = tcg_temp_local_new(); |
1663 | 8cd6345d | malc | |
1664 | 8cd6345d | malc | if (ot == OT_QUAD)
|
1665 | 8cd6345d | malc | mask = 0x3f;
|
1666 | 8cd6345d | malc | else
|
1667 | 8cd6345d | malc | mask = 0x1f;
|
1668 | 8cd6345d | malc | |
1669 | 8cd6345d | malc | /* load */
|
1670 | 8cd6345d | malc | if (op1 == OR_TMP0) {
|
1671 | 8cd6345d | malc | tcg_gen_mov_tl(a0, cpu_A0); |
1672 | 8cd6345d | malc | gen_op_ld_v(ot + s->mem_index, t0, a0); |
1673 | 8cd6345d | malc | } else {
|
1674 | 8cd6345d | malc | gen_op_mov_v_reg(ot, t0, op1); |
1675 | 8cd6345d | malc | } |
1676 | 8cd6345d | malc | |
1677 | 8cd6345d | malc | gen_extu(ot, t0); |
1678 | 8cd6345d | malc | tcg_gen_mov_tl(t1, t0); |
1679 | 8cd6345d | malc | |
1680 | 8cd6345d | malc | op2 &= mask; |
1681 | 8cd6345d | malc | data_bits = 8 << ot;
|
1682 | 8cd6345d | malc | if (op2 != 0) { |
1683 | 8cd6345d | malc | int shift = op2 & ((1 << (3 + ot)) - 1); |
1684 | 8cd6345d | malc | if (is_right) {
|
1685 | 8cd6345d | malc | tcg_gen_shri_tl(cpu_tmp4, t0, shift); |
1686 | 8cd6345d | malc | tcg_gen_shli_tl(t0, t0, data_bits - shift); |
1687 | 8cd6345d | malc | } |
1688 | 8cd6345d | malc | else {
|
1689 | 8cd6345d | malc | tcg_gen_shli_tl(cpu_tmp4, t0, shift); |
1690 | 8cd6345d | malc | tcg_gen_shri_tl(t0, t0, data_bits - shift); |
1691 | 8cd6345d | malc | } |
1692 | 8cd6345d | malc | tcg_gen_or_tl(t0, t0, cpu_tmp4); |
1693 | 8cd6345d | malc | } |
1694 | 8cd6345d | malc | |
1695 | 8cd6345d | malc | /* store */
|
1696 | 8cd6345d | malc | if (op1 == OR_TMP0) {
|
1697 | 8cd6345d | malc | gen_op_st_v(ot + s->mem_index, t0, a0); |
1698 | 8cd6345d | malc | } else {
|
1699 | 8cd6345d | malc | gen_op_mov_reg_v(ot, op1, t0); |
1700 | 8cd6345d | malc | } |
1701 | 8cd6345d | malc | |
1702 | 8cd6345d | malc | if (op2 != 0) { |
1703 | 8cd6345d | malc | /* update eflags */
|
1704 | 8cd6345d | malc | if (s->cc_op != CC_OP_DYNAMIC)
|
1705 | 8cd6345d | malc | gen_op_set_cc_op(s->cc_op); |
1706 | 8cd6345d | malc | |
1707 | 8cd6345d | malc | gen_compute_eflags(cpu_cc_src); |
1708 | 8cd6345d | malc | tcg_gen_andi_tl(cpu_cc_src, cpu_cc_src, ~(CC_O | CC_C)); |
1709 | 8cd6345d | malc | tcg_gen_xor_tl(cpu_tmp0, t1, t0); |
1710 | 8cd6345d | malc | tcg_gen_lshift(cpu_tmp0, cpu_tmp0, 11 - (data_bits - 1)); |
1711 | 8cd6345d | malc | tcg_gen_andi_tl(cpu_tmp0, cpu_tmp0, CC_O); |
1712 | 8cd6345d | malc | tcg_gen_or_tl(cpu_cc_src, cpu_cc_src, cpu_tmp0); |
1713 | 8cd6345d | malc | if (is_right) {
|
1714 | 8cd6345d | malc | tcg_gen_shri_tl(t0, t0, data_bits - 1);
|
1715 | 8cd6345d | malc | } |
1716 | 8cd6345d | malc | tcg_gen_andi_tl(t0, t0, CC_C); |
1717 | 8cd6345d | malc | tcg_gen_or_tl(cpu_cc_src, cpu_cc_src, t0); |
1718 | 8cd6345d | malc | |
1719 | 8cd6345d | malc | tcg_gen_discard_tl(cpu_cc_dst); |
1720 | 8cd6345d | malc | tcg_gen_movi_i32(cpu_cc_op, CC_OP_EFLAGS); |
1721 | 8cd6345d | malc | s->cc_op = CC_OP_EFLAGS; |
1722 | 8cd6345d | malc | } |
1723 | 8cd6345d | malc | |
1724 | 8cd6345d | malc | tcg_temp_free(t0); |
1725 | 8cd6345d | malc | tcg_temp_free(t1); |
1726 | 8cd6345d | malc | tcg_temp_free(a0); |
1727 | 8cd6345d | malc | } |
1728 | 8cd6345d | malc | |
1729 | b6abf97d | bellard | /* XXX: add faster immediate = 1 case */
|
1730 | b6abf97d | bellard | static void gen_rotc_rm_T1(DisasContext *s, int ot, int op1, |
1731 | b6abf97d | bellard | int is_right)
|
1732 | b6abf97d | bellard | { |
1733 | b6abf97d | bellard | int label1;
|
1734 | b6abf97d | bellard | |
1735 | b6abf97d | bellard | if (s->cc_op != CC_OP_DYNAMIC)
|
1736 | b6abf97d | bellard | gen_op_set_cc_op(s->cc_op); |
1737 | b6abf97d | bellard | |
1738 | b6abf97d | bellard | /* load */
|
1739 | b6abf97d | bellard | if (op1 == OR_TMP0)
|
1740 | b6abf97d | bellard | gen_op_ld_T0_A0(ot + s->mem_index); |
1741 | b6abf97d | bellard | else
|
1742 | b6abf97d | bellard | gen_op_mov_TN_reg(ot, 0, op1);
|
1743 | b6abf97d | bellard | |
1744 | a7812ae4 | pbrook | if (is_right) {
|
1745 | a7812ae4 | pbrook | switch (ot) {
|
1746 | a7812ae4 | pbrook | case 0: gen_helper_rcrb(cpu_T[0], cpu_T[0], cpu_T[1]); break; |
1747 | a7812ae4 | pbrook | case 1: gen_helper_rcrw(cpu_T[0], cpu_T[0], cpu_T[1]); break; |
1748 | a7812ae4 | pbrook | case 2: gen_helper_rcrl(cpu_T[0], cpu_T[0], cpu_T[1]); break; |
1749 | a7812ae4 | pbrook | #ifdef TARGET_X86_64
|
1750 | a7812ae4 | pbrook | case 3: gen_helper_rcrq(cpu_T[0], cpu_T[0], cpu_T[1]); break; |
1751 | a7812ae4 | pbrook | #endif
|
1752 | a7812ae4 | pbrook | } |
1753 | a7812ae4 | pbrook | } else {
|
1754 | a7812ae4 | pbrook | switch (ot) {
|
1755 | a7812ae4 | pbrook | case 0: gen_helper_rclb(cpu_T[0], cpu_T[0], cpu_T[1]); break; |
1756 | a7812ae4 | pbrook | case 1: gen_helper_rclw(cpu_T[0], cpu_T[0], cpu_T[1]); break; |
1757 | a7812ae4 | pbrook | case 2: gen_helper_rcll(cpu_T[0], cpu_T[0], cpu_T[1]); break; |
1758 | a7812ae4 | pbrook | #ifdef TARGET_X86_64
|
1759 | a7812ae4 | pbrook | case 3: gen_helper_rclq(cpu_T[0], cpu_T[0], cpu_T[1]); break; |
1760 | a7812ae4 | pbrook | #endif
|
1761 | a7812ae4 | pbrook | } |
1762 | a7812ae4 | pbrook | } |
1763 | b6abf97d | bellard | /* store */
|
1764 | b6abf97d | bellard | if (op1 == OR_TMP0)
|
1765 | b6abf97d | bellard | gen_op_st_T0_A0(ot + s->mem_index); |
1766 | b6abf97d | bellard | else
|
1767 | b6abf97d | bellard | gen_op_mov_reg_T0(ot, op1); |
1768 | b6abf97d | bellard | |
1769 | b6abf97d | bellard | /* update eflags */
|
1770 | b6abf97d | bellard | label1 = gen_new_label(); |
1771 | 1e4840bf | bellard | tcg_gen_brcondi_tl(TCG_COND_EQ, cpu_cc_tmp, -1, label1);
|
1772 | b6abf97d | bellard | |
1773 | 1e4840bf | bellard | tcg_gen_mov_tl(cpu_cc_src, cpu_cc_tmp); |
1774 | b6abf97d | bellard | tcg_gen_discard_tl(cpu_cc_dst); |
1775 | b6abf97d | bellard | tcg_gen_movi_i32(cpu_cc_op, CC_OP_EFLAGS); |
1776 | b6abf97d | bellard | |
1777 | b6abf97d | bellard | gen_set_label(label1); |
1778 | b6abf97d | bellard | s->cc_op = CC_OP_DYNAMIC; /* cannot predict flags after */
|
1779 | b6abf97d | bellard | } |
1780 | b6abf97d | bellard | |
1781 | b6abf97d | bellard | /* XXX: add faster immediate case */
|
1782 | b6abf97d | bellard | static void gen_shiftd_rm_T1_T3(DisasContext *s, int ot, int op1, |
1783 | b6abf97d | bellard | int is_right)
|
1784 | b6abf97d | bellard | { |
1785 | b6abf97d | bellard | int label1, label2, data_bits;
|
1786 | b6abf97d | bellard | target_ulong mask; |
1787 | 1e4840bf | bellard | TCGv t0, t1, t2, a0; |
1788 | 1e4840bf | bellard | |
1789 | a7812ae4 | pbrook | t0 = tcg_temp_local_new(); |
1790 | a7812ae4 | pbrook | t1 = tcg_temp_local_new(); |
1791 | a7812ae4 | pbrook | t2 = tcg_temp_local_new(); |
1792 | a7812ae4 | pbrook | a0 = tcg_temp_local_new(); |
1793 | b6abf97d | bellard | |
1794 | b6abf97d | bellard | if (ot == OT_QUAD)
|
1795 | b6abf97d | bellard | mask = 0x3f;
|
1796 | b6abf97d | bellard | else
|
1797 | b6abf97d | bellard | mask = 0x1f;
|
1798 | b6abf97d | bellard | |
1799 | b6abf97d | bellard | /* load */
|
1800 | 1e4840bf | bellard | if (op1 == OR_TMP0) {
|
1801 | 1e4840bf | bellard | tcg_gen_mov_tl(a0, cpu_A0); |
1802 | 1e4840bf | bellard | gen_op_ld_v(ot + s->mem_index, t0, a0); |
1803 | 1e4840bf | bellard | } else {
|
1804 | 1e4840bf | bellard | gen_op_mov_v_reg(ot, t0, op1); |
1805 | 1e4840bf | bellard | } |
1806 | b6abf97d | bellard | |
1807 | b6abf97d | bellard | tcg_gen_andi_tl(cpu_T3, cpu_T3, mask); |
1808 | 1e4840bf | bellard | |
1809 | 1e4840bf | bellard | tcg_gen_mov_tl(t1, cpu_T[1]);
|
1810 | 1e4840bf | bellard | tcg_gen_mov_tl(t2, cpu_T3); |
1811 | 1e4840bf | bellard | |
1812 | b6abf97d | bellard | /* Must test zero case to avoid using undefined behaviour in TCG
|
1813 | b6abf97d | bellard | shifts. */
|
1814 | b6abf97d | bellard | label1 = gen_new_label(); |
1815 | 1e4840bf | bellard | tcg_gen_brcondi_tl(TCG_COND_EQ, t2, 0, label1);
|
1816 | b6abf97d | bellard | |
1817 | 1e4840bf | bellard | tcg_gen_addi_tl(cpu_tmp5, t2, -1);
|
1818 | b6abf97d | bellard | if (ot == OT_WORD) {
|
1819 | b6abf97d | bellard | /* Note: we implement the Intel behaviour for shift count > 16 */
|
1820 | b6abf97d | bellard | if (is_right) {
|
1821 | 1e4840bf | bellard | tcg_gen_andi_tl(t0, t0, 0xffff);
|
1822 | 1e4840bf | bellard | tcg_gen_shli_tl(cpu_tmp0, t1, 16);
|
1823 | 1e4840bf | bellard | tcg_gen_or_tl(t0, t0, cpu_tmp0); |
1824 | 1e4840bf | bellard | tcg_gen_ext32u_tl(t0, t0); |
1825 | b6abf97d | bellard | |
1826 | 1e4840bf | bellard | tcg_gen_shr_tl(cpu_tmp4, t0, cpu_tmp5); |
1827 | b6abf97d | bellard | |
1828 | b6abf97d | bellard | /* only needed if count > 16, but a test would complicate */
|
1829 | 5b207c00 | Aurelien Jarno | tcg_gen_subfi_tl(cpu_tmp5, 32, t2);
|
1830 | 1e4840bf | bellard | tcg_gen_shl_tl(cpu_tmp0, t0, cpu_tmp5); |
1831 | b6abf97d | bellard | |
1832 | 1e4840bf | bellard | tcg_gen_shr_tl(t0, t0, t2); |
1833 | b6abf97d | bellard | |
1834 | 1e4840bf | bellard | tcg_gen_or_tl(t0, t0, cpu_tmp0); |
1835 | b6abf97d | bellard | } else {
|
1836 | b6abf97d | bellard | /* XXX: not optimal */
|
1837 | 1e4840bf | bellard | tcg_gen_andi_tl(t0, t0, 0xffff);
|
1838 | 1e4840bf | bellard | tcg_gen_shli_tl(t1, t1, 16);
|
1839 | 1e4840bf | bellard | tcg_gen_or_tl(t1, t1, t0); |
1840 | 1e4840bf | bellard | tcg_gen_ext32u_tl(t1, t1); |
1841 | b6abf97d | bellard | |
1842 | 1e4840bf | bellard | tcg_gen_shl_tl(cpu_tmp4, t0, cpu_tmp5); |
1843 | 5b207c00 | Aurelien Jarno | tcg_gen_subfi_tl(cpu_tmp0, 32, cpu_tmp5);
|
1844 | bedda79c | Aurelien Jarno | tcg_gen_shr_tl(cpu_tmp5, t1, cpu_tmp0); |
1845 | bedda79c | Aurelien Jarno | tcg_gen_or_tl(cpu_tmp4, cpu_tmp4, cpu_tmp5); |
1846 | b6abf97d | bellard | |
1847 | 1e4840bf | bellard | tcg_gen_shl_tl(t0, t0, t2); |
1848 | 5b207c00 | Aurelien Jarno | tcg_gen_subfi_tl(cpu_tmp5, 32, t2);
|
1849 | 1e4840bf | bellard | tcg_gen_shr_tl(t1, t1, cpu_tmp5); |
1850 | 1e4840bf | bellard | tcg_gen_or_tl(t0, t0, t1); |
1851 | b6abf97d | bellard | } |
1852 | b6abf97d | bellard | } else {
|
1853 | b6abf97d | bellard | data_bits = 8 << ot;
|
1854 | b6abf97d | bellard | if (is_right) {
|
1855 | b6abf97d | bellard | if (ot == OT_LONG)
|
1856 | 1e4840bf | bellard | tcg_gen_ext32u_tl(t0, t0); |
1857 | b6abf97d | bellard | |
1858 | 1e4840bf | bellard | tcg_gen_shr_tl(cpu_tmp4, t0, cpu_tmp5); |
1859 | b6abf97d | bellard | |
1860 | 1e4840bf | bellard | tcg_gen_shr_tl(t0, t0, t2); |
1861 | 5b207c00 | Aurelien Jarno | tcg_gen_subfi_tl(cpu_tmp5, data_bits, t2); |
1862 | 1e4840bf | bellard | tcg_gen_shl_tl(t1, t1, cpu_tmp5); |
1863 | 1e4840bf | bellard | tcg_gen_or_tl(t0, t0, t1); |
1864 | b6abf97d | bellard | |
1865 | b6abf97d | bellard | } else {
|
1866 | b6abf97d | bellard | if (ot == OT_LONG)
|
1867 | 1e4840bf | bellard | tcg_gen_ext32u_tl(t1, t1); |
1868 | b6abf97d | bellard | |
1869 | 1e4840bf | bellard | tcg_gen_shl_tl(cpu_tmp4, t0, cpu_tmp5); |
1870 | b6abf97d | bellard | |
1871 | 1e4840bf | bellard | tcg_gen_shl_tl(t0, t0, t2); |
1872 | 5b207c00 | Aurelien Jarno | tcg_gen_subfi_tl(cpu_tmp5, data_bits, t2); |
1873 | 1e4840bf | bellard | tcg_gen_shr_tl(t1, t1, cpu_tmp5); |
1874 | 1e4840bf | bellard | tcg_gen_or_tl(t0, t0, t1); |
1875 | b6abf97d | bellard | } |
1876 | b6abf97d | bellard | } |
1877 | 1e4840bf | bellard | tcg_gen_mov_tl(t1, cpu_tmp4); |
1878 | b6abf97d | bellard | |
1879 | b6abf97d | bellard | gen_set_label(label1); |
1880 | b6abf97d | bellard | /* store */
|
1881 | 1e4840bf | bellard | if (op1 == OR_TMP0) {
|
1882 | 1e4840bf | bellard | gen_op_st_v(ot + s->mem_index, t0, a0); |
1883 | 1e4840bf | bellard | } else {
|
1884 | 1e4840bf | bellard | gen_op_mov_reg_v(ot, op1, t0); |
1885 | 1e4840bf | bellard | } |
1886 | b6abf97d | bellard | |
1887 | b6abf97d | bellard | /* update eflags */
|
1888 | b6abf97d | bellard | if (s->cc_op != CC_OP_DYNAMIC)
|
1889 | b6abf97d | bellard | gen_op_set_cc_op(s->cc_op); |
1890 | b6abf97d | bellard | |
1891 | b6abf97d | bellard | label2 = gen_new_label(); |
1892 | 1e4840bf | bellard | tcg_gen_brcondi_tl(TCG_COND_EQ, t2, 0, label2);
|
1893 | b6abf97d | bellard | |
1894 | 1e4840bf | bellard | tcg_gen_mov_tl(cpu_cc_src, t1); |
1895 | 1e4840bf | bellard | tcg_gen_mov_tl(cpu_cc_dst, t0); |
1896 | b6abf97d | bellard | if (is_right) {
|
1897 | b6abf97d | bellard | tcg_gen_movi_i32(cpu_cc_op, CC_OP_SARB + ot); |
1898 | b6abf97d | bellard | } else {
|
1899 | b6abf97d | bellard | tcg_gen_movi_i32(cpu_cc_op, CC_OP_SHLB + ot); |
1900 | b6abf97d | bellard | } |
1901 | b6abf97d | bellard | gen_set_label(label2); |
1902 | b6abf97d | bellard | s->cc_op = CC_OP_DYNAMIC; /* cannot predict flags after */
|
1903 | 1e4840bf | bellard | |
1904 | 1e4840bf | bellard | tcg_temp_free(t0); |
1905 | 1e4840bf | bellard | tcg_temp_free(t1); |
1906 | 1e4840bf | bellard | tcg_temp_free(t2); |
1907 | 1e4840bf | bellard | tcg_temp_free(a0); |
1908 | b6abf97d | bellard | } |
1909 | b6abf97d | bellard | |
1910 | b6abf97d | bellard | static void gen_shift(DisasContext *s1, int op, int ot, int d, int s) |
1911 | b6abf97d | bellard | { |
1912 | b6abf97d | bellard | if (s != OR_TMP1)
|
1913 | b6abf97d | bellard | gen_op_mov_TN_reg(ot, 1, s);
|
1914 | b6abf97d | bellard | switch(op) {
|
1915 | b6abf97d | bellard | case OP_ROL:
|
1916 | b6abf97d | bellard | gen_rot_rm_T1(s1, ot, d, 0);
|
1917 | b6abf97d | bellard | break;
|
1918 | b6abf97d | bellard | case OP_ROR:
|
1919 | b6abf97d | bellard | gen_rot_rm_T1(s1, ot, d, 1);
|
1920 | b6abf97d | bellard | break;
|
1921 | b6abf97d | bellard | case OP_SHL:
|
1922 | b6abf97d | bellard | case OP_SHL1:
|
1923 | b6abf97d | bellard | gen_shift_rm_T1(s1, ot, d, 0, 0); |
1924 | b6abf97d | bellard | break;
|
1925 | b6abf97d | bellard | case OP_SHR:
|
1926 | b6abf97d | bellard | gen_shift_rm_T1(s1, ot, d, 1, 0); |
1927 | b6abf97d | bellard | break;
|
1928 | b6abf97d | bellard | case OP_SAR:
|
1929 | b6abf97d | bellard | gen_shift_rm_T1(s1, ot, d, 1, 1); |
1930 | b6abf97d | bellard | break;
|
1931 | b6abf97d | bellard | case OP_RCL:
|
1932 | b6abf97d | bellard | gen_rotc_rm_T1(s1, ot, d, 0);
|
1933 | b6abf97d | bellard | break;
|
1934 | b6abf97d | bellard | case OP_RCR:
|
1935 | b6abf97d | bellard | gen_rotc_rm_T1(s1, ot, d, 1);
|
1936 | b6abf97d | bellard | break;
|
1937 | b6abf97d | bellard | } |
1938 | 2c0262af | bellard | } |
1939 | 2c0262af | bellard | |
1940 | 2c0262af | bellard | static void gen_shifti(DisasContext *s1, int op, int ot, int d, int c) |
1941 | 2c0262af | bellard | { |
1942 | c1c37968 | bellard | switch(op) {
|
1943 | 8cd6345d | malc | case OP_ROL:
|
1944 | 8cd6345d | malc | gen_rot_rm_im(s1, ot, d, c, 0);
|
1945 | 8cd6345d | malc | break;
|
1946 | 8cd6345d | malc | case OP_ROR:
|
1947 | 8cd6345d | malc | gen_rot_rm_im(s1, ot, d, c, 1);
|
1948 | 8cd6345d | malc | break;
|
1949 | c1c37968 | bellard | case OP_SHL:
|
1950 | c1c37968 | bellard | case OP_SHL1:
|
1951 | c1c37968 | bellard | gen_shift_rm_im(s1, ot, d, c, 0, 0); |
1952 | c1c37968 | bellard | break;
|
1953 | c1c37968 | bellard | case OP_SHR:
|
1954 | c1c37968 | bellard | gen_shift_rm_im(s1, ot, d, c, 1, 0); |
1955 | c1c37968 | bellard | break;
|
1956 | c1c37968 | bellard | case OP_SAR:
|
1957 | c1c37968 | bellard | gen_shift_rm_im(s1, ot, d, c, 1, 1); |
1958 | c1c37968 | bellard | break;
|
1959 | c1c37968 | bellard | default:
|
1960 | c1c37968 | bellard | /* currently not optimized */
|
1961 | c1c37968 | bellard | gen_op_movl_T1_im(c); |
1962 | c1c37968 | bellard | gen_shift(s1, op, ot, d, OR_TMP1); |
1963 | c1c37968 | bellard | break;
|
1964 | c1c37968 | bellard | } |
1965 | 2c0262af | bellard | } |
1966 | 2c0262af | bellard | |
1967 | 2c0262af | bellard | static void gen_lea_modrm(DisasContext *s, int modrm, int *reg_ptr, int *offset_ptr) |
1968 | 2c0262af | bellard | { |
1969 | 14ce26e7 | bellard | target_long disp; |
1970 | 2c0262af | bellard | int havesib;
|
1971 | 14ce26e7 | bellard | int base;
|
1972 | 2c0262af | bellard | int index;
|
1973 | 2c0262af | bellard | int scale;
|
1974 | 2c0262af | bellard | int opreg;
|
1975 | 2c0262af | bellard | int mod, rm, code, override, must_add_seg;
|
1976 | 2c0262af | bellard | |
1977 | 2c0262af | bellard | override = s->override; |
1978 | 2c0262af | bellard | must_add_seg = s->addseg; |
1979 | 2c0262af | bellard | if (override >= 0) |
1980 | 2c0262af | bellard | must_add_seg = 1;
|
1981 | 2c0262af | bellard | mod = (modrm >> 6) & 3; |
1982 | 2c0262af | bellard | rm = modrm & 7;
|
1983 | 2c0262af | bellard | |
1984 | 2c0262af | bellard | if (s->aflag) {
|
1985 | 2c0262af | bellard | |
1986 | 2c0262af | bellard | havesib = 0;
|
1987 | 2c0262af | bellard | base = rm; |
1988 | 2c0262af | bellard | index = 0;
|
1989 | 2c0262af | bellard | scale = 0;
|
1990 | 3b46e624 | ths | |
1991 | 2c0262af | bellard | if (base == 4) { |
1992 | 2c0262af | bellard | havesib = 1;
|
1993 | 61382a50 | bellard | code = ldub_code(s->pc++); |
1994 | 2c0262af | bellard | scale = (code >> 6) & 3; |
1995 | 14ce26e7 | bellard | index = ((code >> 3) & 7) | REX_X(s); |
1996 | 14ce26e7 | bellard | base = (code & 7);
|
1997 | 2c0262af | bellard | } |
1998 | 14ce26e7 | bellard | base |= REX_B(s); |
1999 | 2c0262af | bellard | |
2000 | 2c0262af | bellard | switch (mod) {
|
2001 | 2c0262af | bellard | case 0: |
2002 | 14ce26e7 | bellard | if ((base & 7) == 5) { |
2003 | 2c0262af | bellard | base = -1;
|
2004 | 14ce26e7 | bellard | disp = (int32_t)ldl_code(s->pc); |
2005 | 2c0262af | bellard | s->pc += 4;
|
2006 | 14ce26e7 | bellard | if (CODE64(s) && !havesib) {
|
2007 | 14ce26e7 | bellard | disp += s->pc + s->rip_offset; |
2008 | 14ce26e7 | bellard | } |
2009 | 2c0262af | bellard | } else {
|
2010 | 2c0262af | bellard | disp = 0;
|
2011 | 2c0262af | bellard | } |
2012 | 2c0262af | bellard | break;
|
2013 | 2c0262af | bellard | case 1: |
2014 | 61382a50 | bellard | disp = (int8_t)ldub_code(s->pc++); |
2015 | 2c0262af | bellard | break;
|
2016 | 2c0262af | bellard | default:
|
2017 | 2c0262af | bellard | case 2: |
2018 | 61382a50 | bellard | disp = ldl_code(s->pc); |
2019 | 2c0262af | bellard | s->pc += 4;
|
2020 | 2c0262af | bellard | break;
|
2021 | 2c0262af | bellard | } |
2022 | 3b46e624 | ths | |
2023 | 2c0262af | bellard | if (base >= 0) { |
2024 | 2c0262af | bellard | /* for correct popl handling with esp */
|
2025 | 2c0262af | bellard | if (base == 4 && s->popl_esp_hack) |
2026 | 2c0262af | bellard | disp += s->popl_esp_hack; |
2027 | 14ce26e7 | bellard | #ifdef TARGET_X86_64
|
2028 | 14ce26e7 | bellard | if (s->aflag == 2) { |
2029 | 57fec1fe | bellard | gen_op_movq_A0_reg(base); |
2030 | 14ce26e7 | bellard | if (disp != 0) { |
2031 | 57fec1fe | bellard | gen_op_addq_A0_im(disp); |
2032 | 14ce26e7 | bellard | } |
2033 | 5fafdf24 | ths | } else
|
2034 | 14ce26e7 | bellard | #endif
|
2035 | 14ce26e7 | bellard | { |
2036 | 57fec1fe | bellard | gen_op_movl_A0_reg(base); |
2037 | 14ce26e7 | bellard | if (disp != 0) |
2038 | 14ce26e7 | bellard | gen_op_addl_A0_im(disp); |
2039 | 14ce26e7 | bellard | } |
2040 | 2c0262af | bellard | } else {
|
2041 | 14ce26e7 | bellard | #ifdef TARGET_X86_64
|
2042 | 14ce26e7 | bellard | if (s->aflag == 2) { |
2043 | 57fec1fe | bellard | gen_op_movq_A0_im(disp); |
2044 | 5fafdf24 | ths | } else
|
2045 | 14ce26e7 | bellard | #endif
|
2046 | 14ce26e7 | bellard | { |
2047 | 14ce26e7 | bellard | gen_op_movl_A0_im(disp); |
2048 | 14ce26e7 | bellard | } |
2049 | 2c0262af | bellard | } |
2050 | b16f827b | Aurelien Jarno | /* index == 4 means no index */
|
2051 | b16f827b | Aurelien Jarno | if (havesib && (index != 4)) { |
2052 | 14ce26e7 | bellard | #ifdef TARGET_X86_64
|
2053 | 14ce26e7 | bellard | if (s->aflag == 2) { |
2054 | 57fec1fe | bellard | gen_op_addq_A0_reg_sN(scale, index); |
2055 | 5fafdf24 | ths | } else
|
2056 | 14ce26e7 | bellard | #endif
|
2057 | 14ce26e7 | bellard | { |
2058 | 57fec1fe | bellard | gen_op_addl_A0_reg_sN(scale, index); |
2059 | 14ce26e7 | bellard | } |
2060 | 2c0262af | bellard | } |
2061 | 2c0262af | bellard | if (must_add_seg) {
|
2062 | 2c0262af | bellard | if (override < 0) { |
2063 | 2c0262af | bellard | if (base == R_EBP || base == R_ESP)
|
2064 | 2c0262af | bellard | override = R_SS; |
2065 | 2c0262af | bellard | else
|
2066 | 2c0262af | bellard | override = R_DS; |
2067 | 2c0262af | bellard | } |
2068 | 14ce26e7 | bellard | #ifdef TARGET_X86_64
|
2069 | 14ce26e7 | bellard | if (s->aflag == 2) { |
2070 | 57fec1fe | bellard | gen_op_addq_A0_seg(override); |
2071 | 5fafdf24 | ths | } else
|
2072 | 14ce26e7 | bellard | #endif
|
2073 | 14ce26e7 | bellard | { |
2074 | 57fec1fe | bellard | gen_op_addl_A0_seg(override); |
2075 | 14ce26e7 | bellard | } |
2076 | 2c0262af | bellard | } |
2077 | 2c0262af | bellard | } else {
|
2078 | 2c0262af | bellard | switch (mod) {
|
2079 | 2c0262af | bellard | case 0: |
2080 | 2c0262af | bellard | if (rm == 6) { |
2081 | 61382a50 | bellard | disp = lduw_code(s->pc); |
2082 | 2c0262af | bellard | s->pc += 2;
|
2083 | 2c0262af | bellard | gen_op_movl_A0_im(disp); |
2084 | 2c0262af | bellard | rm = 0; /* avoid SS override */ |
2085 | 2c0262af | bellard | goto no_rm;
|
2086 | 2c0262af | bellard | } else {
|
2087 | 2c0262af | bellard | disp = 0;
|
2088 | 2c0262af | bellard | } |
2089 | 2c0262af | bellard | break;
|
2090 | 2c0262af | bellard | case 1: |
2091 | 61382a50 | bellard | disp = (int8_t)ldub_code(s->pc++); |
2092 | 2c0262af | bellard | break;
|
2093 | 2c0262af | bellard | default:
|
2094 | 2c0262af | bellard | case 2: |
2095 | 61382a50 | bellard | disp = lduw_code(s->pc); |
2096 | 2c0262af | bellard | s->pc += 2;
|
2097 | 2c0262af | bellard | break;
|
2098 | 2c0262af | bellard | } |
2099 | 2c0262af | bellard | switch(rm) {
|
2100 | 2c0262af | bellard | case 0: |
2101 | 57fec1fe | bellard | gen_op_movl_A0_reg(R_EBX); |
2102 | 57fec1fe | bellard | gen_op_addl_A0_reg_sN(0, R_ESI);
|
2103 | 2c0262af | bellard | break;
|
2104 | 2c0262af | bellard | case 1: |
2105 | 57fec1fe | bellard | gen_op_movl_A0_reg(R_EBX); |
2106 | 57fec1fe | bellard | gen_op_addl_A0_reg_sN(0, R_EDI);
|
2107 | 2c0262af | bellard | break;
|
2108 | 2c0262af | bellard | case 2: |
2109 | 57fec1fe | bellard | gen_op_movl_A0_reg(R_EBP); |
2110 | 57fec1fe | bellard | gen_op_addl_A0_reg_sN(0, R_ESI);
|
2111 | 2c0262af | bellard | break;
|
2112 | 2c0262af | bellard | case 3: |
2113 | 57fec1fe | bellard | gen_op_movl_A0_reg(R_EBP); |
2114 | 57fec1fe | bellard | gen_op_addl_A0_reg_sN(0, R_EDI);
|
2115 | 2c0262af | bellard | break;
|
2116 | 2c0262af | bellard | case 4: |
2117 | 57fec1fe | bellard | gen_op_movl_A0_reg(R_ESI); |
2118 | 2c0262af | bellard | break;
|
2119 | 2c0262af | bellard | case 5: |
2120 | 57fec1fe | bellard | gen_op_movl_A0_reg(R_EDI); |
2121 | 2c0262af | bellard | break;
|
2122 | 2c0262af | bellard | case 6: |
2123 | 57fec1fe | bellard | gen_op_movl_A0_reg(R_EBP); |
2124 | 2c0262af | bellard | break;
|
2125 | 2c0262af | bellard | default:
|
2126 | 2c0262af | bellard | case 7: |
2127 | 57fec1fe | bellard | gen_op_movl_A0_reg(R_EBX); |
2128 | 2c0262af | bellard | break;
|
2129 | 2c0262af | bellard | } |
2130 | 2c0262af | bellard | if (disp != 0) |
2131 | 2c0262af | bellard | gen_op_addl_A0_im(disp); |
2132 | 2c0262af | bellard | gen_op_andl_A0_ffff(); |
2133 | 2c0262af | bellard | no_rm:
|
2134 | 2c0262af | bellard | if (must_add_seg) {
|
2135 | 2c0262af | bellard | if (override < 0) { |
2136 | 2c0262af | bellard | if (rm == 2 || rm == 3 || rm == 6) |
2137 | 2c0262af | bellard | override = R_SS; |
2138 | 2c0262af | bellard | else
|
2139 | 2c0262af | bellard | override = R_DS; |
2140 | 2c0262af | bellard | } |
2141 | 57fec1fe | bellard | gen_op_addl_A0_seg(override); |
2142 | 2c0262af | bellard | } |
2143 | 2c0262af | bellard | } |
2144 | 2c0262af | bellard | |
2145 | 2c0262af | bellard | opreg = OR_A0; |
2146 | 2c0262af | bellard | disp = 0;
|
2147 | 2c0262af | bellard | *reg_ptr = opreg; |
2148 | 2c0262af | bellard | *offset_ptr = disp; |
2149 | 2c0262af | bellard | } |
2150 | 2c0262af | bellard | |
2151 | e17a36ce | bellard | static void gen_nop_modrm(DisasContext *s, int modrm) |
2152 | e17a36ce | bellard | { |
2153 | e17a36ce | bellard | int mod, rm, base, code;
|
2154 | e17a36ce | bellard | |
2155 | e17a36ce | bellard | mod = (modrm >> 6) & 3; |
2156 | e17a36ce | bellard | if (mod == 3) |
2157 | e17a36ce | bellard | return;
|
2158 | e17a36ce | bellard | rm = modrm & 7;
|
2159 | e17a36ce | bellard | |
2160 | e17a36ce | bellard | if (s->aflag) {
|
2161 | e17a36ce | bellard | |
2162 | e17a36ce | bellard | base = rm; |
2163 | 3b46e624 | ths | |
2164 | e17a36ce | bellard | if (base == 4) { |
2165 | e17a36ce | bellard | code = ldub_code(s->pc++); |
2166 | e17a36ce | bellard | base = (code & 7);
|
2167 | e17a36ce | bellard | } |
2168 | 3b46e624 | ths | |
2169 | e17a36ce | bellard | switch (mod) {
|
2170 | e17a36ce | bellard | case 0: |
2171 | e17a36ce | bellard | if (base == 5) { |
2172 | e17a36ce | bellard | s->pc += 4;
|
2173 | e17a36ce | bellard | } |
2174 | e17a36ce | bellard | break;
|
2175 | e17a36ce | bellard | case 1: |
2176 | e17a36ce | bellard | s->pc++; |
2177 | e17a36ce | bellard | break;
|
2178 | e17a36ce | bellard | default:
|
2179 | e17a36ce | bellard | case 2: |
2180 | e17a36ce | bellard | s->pc += 4;
|
2181 | e17a36ce | bellard | break;
|
2182 | e17a36ce | bellard | } |
2183 | e17a36ce | bellard | } else {
|
2184 | e17a36ce | bellard | switch (mod) {
|
2185 | e17a36ce | bellard | case 0: |
2186 | e17a36ce | bellard | if (rm == 6) { |
2187 | e17a36ce | bellard | s->pc += 2;
|
2188 | e17a36ce | bellard | } |
2189 | e17a36ce | bellard | break;
|
2190 | e17a36ce | bellard | case 1: |
2191 | e17a36ce | bellard | s->pc++; |
2192 | e17a36ce | bellard | break;
|
2193 | e17a36ce | bellard | default:
|
2194 | e17a36ce | bellard | case 2: |
2195 | e17a36ce | bellard | s->pc += 2;
|
2196 | e17a36ce | bellard | break;
|
2197 | e17a36ce | bellard | } |
2198 | e17a36ce | bellard | } |
2199 | e17a36ce | bellard | } |
2200 | e17a36ce | bellard | |
2201 | 664e0f19 | bellard | /* used for LEA and MOV AX, mem */
|
2202 | 664e0f19 | bellard | static void gen_add_A0_ds_seg(DisasContext *s) |
2203 | 664e0f19 | bellard | { |
2204 | 664e0f19 | bellard | int override, must_add_seg;
|
2205 | 664e0f19 | bellard | must_add_seg = s->addseg; |
2206 | 664e0f19 | bellard | override = R_DS; |
2207 | 664e0f19 | bellard | if (s->override >= 0) { |
2208 | 664e0f19 | bellard | override = s->override; |
2209 | 664e0f19 | bellard | must_add_seg = 1;
|
2210 | 664e0f19 | bellard | } |
2211 | 664e0f19 | bellard | if (must_add_seg) {
|
2212 | 8f091a59 | bellard | #ifdef TARGET_X86_64
|
2213 | 8f091a59 | bellard | if (CODE64(s)) {
|
2214 | 57fec1fe | bellard | gen_op_addq_A0_seg(override); |
2215 | 5fafdf24 | ths | } else
|
2216 | 8f091a59 | bellard | #endif
|
2217 | 8f091a59 | bellard | { |
2218 | 57fec1fe | bellard | gen_op_addl_A0_seg(override); |
2219 | 8f091a59 | bellard | } |
2220 | 664e0f19 | bellard | } |
2221 | 664e0f19 | bellard | } |
2222 | 664e0f19 | bellard | |
2223 | 222a3336 | balrog | /* generate modrm memory load or store of 'reg'. TMP0 is used if reg ==
|
2224 | 2c0262af | bellard | OR_TMP0 */
|
2225 | 2c0262af | bellard | static void gen_ldst_modrm(DisasContext *s, int modrm, int ot, int reg, int is_store) |
2226 | 2c0262af | bellard | { |
2227 | 2c0262af | bellard | int mod, rm, opreg, disp;
|
2228 | 2c0262af | bellard | |
2229 | 2c0262af | bellard | mod = (modrm >> 6) & 3; |
2230 | 14ce26e7 | bellard | rm = (modrm & 7) | REX_B(s);
|
2231 | 2c0262af | bellard | if (mod == 3) { |
2232 | 2c0262af | bellard | if (is_store) {
|
2233 | 2c0262af | bellard | if (reg != OR_TMP0)
|
2234 | 57fec1fe | bellard | gen_op_mov_TN_reg(ot, 0, reg);
|
2235 | 57fec1fe | bellard | gen_op_mov_reg_T0(ot, rm); |
2236 | 2c0262af | bellard | } else {
|
2237 | 57fec1fe | bellard | gen_op_mov_TN_reg(ot, 0, rm);
|
2238 | 2c0262af | bellard | if (reg != OR_TMP0)
|
2239 | 57fec1fe | bellard | gen_op_mov_reg_T0(ot, reg); |
2240 | 2c0262af | bellard | } |
2241 | 2c0262af | bellard | } else {
|
2242 | 2c0262af | bellard | gen_lea_modrm(s, modrm, &opreg, &disp); |
2243 | 2c0262af | bellard | if (is_store) {
|
2244 | 2c0262af | bellard | if (reg != OR_TMP0)
|
2245 | 57fec1fe | bellard | gen_op_mov_TN_reg(ot, 0, reg);
|
2246 | 57fec1fe | bellard | gen_op_st_T0_A0(ot + s->mem_index); |
2247 | 2c0262af | bellard | } else {
|
2248 | 57fec1fe | bellard | gen_op_ld_T0_A0(ot + s->mem_index); |
2249 | 2c0262af | bellard | if (reg != OR_TMP0)
|
2250 | 57fec1fe | bellard | gen_op_mov_reg_T0(ot, reg); |
2251 | 2c0262af | bellard | } |
2252 | 2c0262af | bellard | } |
2253 | 2c0262af | bellard | } |
2254 | 2c0262af | bellard | |
2255 | 2c0262af | bellard | static inline uint32_t insn_get(DisasContext *s, int ot) |
2256 | 2c0262af | bellard | { |
2257 | 2c0262af | bellard | uint32_t ret; |
2258 | 2c0262af | bellard | |
2259 | 2c0262af | bellard | switch(ot) {
|
2260 | 2c0262af | bellard | case OT_BYTE:
|
2261 | 61382a50 | bellard | ret = ldub_code(s->pc); |
2262 | 2c0262af | bellard | s->pc++; |
2263 | 2c0262af | bellard | break;
|
2264 | 2c0262af | bellard | case OT_WORD:
|
2265 | 61382a50 | bellard | ret = lduw_code(s->pc); |
2266 | 2c0262af | bellard | s->pc += 2;
|
2267 | 2c0262af | bellard | break;
|
2268 | 2c0262af | bellard | default:
|
2269 | 2c0262af | bellard | case OT_LONG:
|
2270 | 61382a50 | bellard | ret = ldl_code(s->pc); |
2271 | 2c0262af | bellard | s->pc += 4;
|
2272 | 2c0262af | bellard | break;
|
2273 | 2c0262af | bellard | } |
2274 | 2c0262af | bellard | return ret;
|
2275 | 2c0262af | bellard | } |
2276 | 2c0262af | bellard | |
2277 | 14ce26e7 | bellard | static inline int insn_const_size(unsigned int ot) |
2278 | 14ce26e7 | bellard | { |
2279 | 14ce26e7 | bellard | if (ot <= OT_LONG)
|
2280 | 14ce26e7 | bellard | return 1 << ot; |
2281 | 14ce26e7 | bellard | else
|
2282 | 14ce26e7 | bellard | return 4; |
2283 | 14ce26e7 | bellard | } |
2284 | 14ce26e7 | bellard | |
2285 | 6e256c93 | bellard | static inline void gen_goto_tb(DisasContext *s, int tb_num, target_ulong eip) |
2286 | 6e256c93 | bellard | { |
2287 | 6e256c93 | bellard | TranslationBlock *tb; |
2288 | 6e256c93 | bellard | target_ulong pc; |
2289 | 6e256c93 | bellard | |
2290 | 6e256c93 | bellard | pc = s->cs_base + eip; |
2291 | 6e256c93 | bellard | tb = s->tb; |
2292 | 6e256c93 | bellard | /* NOTE: we handle the case where the TB spans two pages here */
|
2293 | 6e256c93 | bellard | if ((pc & TARGET_PAGE_MASK) == (tb->pc & TARGET_PAGE_MASK) ||
|
2294 | 6e256c93 | bellard | (pc & TARGET_PAGE_MASK) == ((s->pc - 1) & TARGET_PAGE_MASK)) {
|
2295 | 6e256c93 | bellard | /* jump to same page: we can use a direct jump */
|
2296 | 57fec1fe | bellard | tcg_gen_goto_tb(tb_num); |
2297 | 6e256c93 | bellard | gen_jmp_im(eip); |
2298 | 57fec1fe | bellard | tcg_gen_exit_tb((long)tb + tb_num);
|
2299 | 6e256c93 | bellard | } else {
|
2300 | 6e256c93 | bellard | /* jump to another page: currently not optimized */
|
2301 | 6e256c93 | bellard | gen_jmp_im(eip); |
2302 | 6e256c93 | bellard | gen_eob(s); |
2303 | 6e256c93 | bellard | } |
2304 | 6e256c93 | bellard | } |
2305 | 6e256c93 | bellard | |
2306 | 5fafdf24 | ths | static inline void gen_jcc(DisasContext *s, int b, |
2307 | 14ce26e7 | bellard | target_ulong val, target_ulong next_eip) |
2308 | 2c0262af | bellard | { |
2309 | 8e1c85e3 | bellard | int l1, l2, cc_op;
|
2310 | 3b46e624 | ths | |
2311 | 8e1c85e3 | bellard | cc_op = s->cc_op; |
2312 | 8e1c85e3 | bellard | if (s->cc_op != CC_OP_DYNAMIC) {
|
2313 | 8e1c85e3 | bellard | gen_op_set_cc_op(s->cc_op); |
2314 | 8e1c85e3 | bellard | s->cc_op = CC_OP_DYNAMIC; |
2315 | 8e1c85e3 | bellard | } |
2316 | 2c0262af | bellard | if (s->jmp_opt) {
|
2317 | 14ce26e7 | bellard | l1 = gen_new_label(); |
2318 | 8e1c85e3 | bellard | gen_jcc1(s, cc_op, b, l1); |
2319 | 8e1c85e3 | bellard | |
2320 | 6e256c93 | bellard | gen_goto_tb(s, 0, next_eip);
|
2321 | 14ce26e7 | bellard | |
2322 | 14ce26e7 | bellard | gen_set_label(l1); |
2323 | 6e256c93 | bellard | gen_goto_tb(s, 1, val);
|
2324 | 2c0262af | bellard | s->is_jmp = 3;
|
2325 | 2c0262af | bellard | } else {
|
2326 | 14ce26e7 | bellard | |
2327 | 14ce26e7 | bellard | l1 = gen_new_label(); |
2328 | 14ce26e7 | bellard | l2 = gen_new_label(); |
2329 | 8e1c85e3 | bellard | gen_jcc1(s, cc_op, b, l1); |
2330 | 8e1c85e3 | bellard | |
2331 | 14ce26e7 | bellard | gen_jmp_im(next_eip); |
2332 | 8e1c85e3 | bellard | tcg_gen_br(l2); |
2333 | 8e1c85e3 | bellard | |
2334 | 14ce26e7 | bellard | gen_set_label(l1); |
2335 | 14ce26e7 | bellard | gen_jmp_im(val); |
2336 | 14ce26e7 | bellard | gen_set_label(l2); |
2337 | 2c0262af | bellard | gen_eob(s); |
2338 | 2c0262af | bellard | } |
2339 | 2c0262af | bellard | } |
2340 | 2c0262af | bellard | |
2341 | 2c0262af | bellard | static void gen_setcc(DisasContext *s, int b) |
2342 | 2c0262af | bellard | { |
2343 | 8e1c85e3 | bellard | int inv, jcc_op, l1;
|
2344 | 1e4840bf | bellard | TCGv t0; |
2345 | 14ce26e7 | bellard | |
2346 | 8e1c85e3 | bellard | if (is_fast_jcc_case(s, b)) {
|
2347 | 8e1c85e3 | bellard | /* nominal case: we use a jump */
|
2348 | 1e4840bf | bellard | /* XXX: make it faster by adding new instructions in TCG */
|
2349 | a7812ae4 | pbrook | t0 = tcg_temp_local_new(); |
2350 | 1e4840bf | bellard | tcg_gen_movi_tl(t0, 0);
|
2351 | 8e1c85e3 | bellard | l1 = gen_new_label(); |
2352 | 8e1c85e3 | bellard | gen_jcc1(s, s->cc_op, b ^ 1, l1);
|
2353 | 1e4840bf | bellard | tcg_gen_movi_tl(t0, 1);
|
2354 | 8e1c85e3 | bellard | gen_set_label(l1); |
2355 | 1e4840bf | bellard | tcg_gen_mov_tl(cpu_T[0], t0);
|
2356 | 1e4840bf | bellard | tcg_temp_free(t0); |
2357 | 8e1c85e3 | bellard | } else {
|
2358 | 8e1c85e3 | bellard | /* slow case: it is more efficient not to generate a jump,
|
2359 | 8e1c85e3 | bellard | although it is questionnable whether this optimization is
|
2360 | 8e1c85e3 | bellard | worth to */
|
2361 | 8e1c85e3 | bellard | inv = b & 1;
|
2362 | 8e1c85e3 | bellard | jcc_op = (b >> 1) & 7; |
2363 | 1e4840bf | bellard | gen_setcc_slow_T0(s, jcc_op); |
2364 | 8e1c85e3 | bellard | if (inv) {
|
2365 | 8e1c85e3 | bellard | tcg_gen_xori_tl(cpu_T[0], cpu_T[0], 1); |
2366 | 8e1c85e3 | bellard | } |
2367 | 2c0262af | bellard | } |
2368 | 2c0262af | bellard | } |
2369 | 2c0262af | bellard | |
2370 | 3bd7da9e | bellard | static inline void gen_op_movl_T0_seg(int seg_reg) |
2371 | 3bd7da9e | bellard | { |
2372 | 3bd7da9e | bellard | tcg_gen_ld32u_tl(cpu_T[0], cpu_env,
|
2373 | 3bd7da9e | bellard | offsetof(CPUX86State,segs[seg_reg].selector)); |
2374 | 3bd7da9e | bellard | } |
2375 | 3bd7da9e | bellard | |
2376 | 3bd7da9e | bellard | static inline void gen_op_movl_seg_T0_vm(int seg_reg) |
2377 | 3bd7da9e | bellard | { |
2378 | 3bd7da9e | bellard | tcg_gen_andi_tl(cpu_T[0], cpu_T[0], 0xffff); |
2379 | 3bd7da9e | bellard | tcg_gen_st32_tl(cpu_T[0], cpu_env,
|
2380 | 3bd7da9e | bellard | offsetof(CPUX86State,segs[seg_reg].selector)); |
2381 | 3bd7da9e | bellard | tcg_gen_shli_tl(cpu_T[0], cpu_T[0], 4); |
2382 | 3bd7da9e | bellard | tcg_gen_st_tl(cpu_T[0], cpu_env,
|
2383 | 3bd7da9e | bellard | offsetof(CPUX86State,segs[seg_reg].base)); |
2384 | 3bd7da9e | bellard | } |
2385 | 3bd7da9e | bellard | |
2386 | 2c0262af | bellard | /* move T0 to seg_reg and compute if the CPU state may change. Never
|
2387 | 2c0262af | bellard | call this function with seg_reg == R_CS */
|
2388 | 14ce26e7 | bellard | static void gen_movl_seg_T0(DisasContext *s, int seg_reg, target_ulong cur_eip) |
2389 | 2c0262af | bellard | { |
2390 | 3415a4dd | bellard | if (s->pe && !s->vm86) {
|
2391 | 3415a4dd | bellard | /* XXX: optimize by finding processor state dynamically */
|
2392 | 3415a4dd | bellard | if (s->cc_op != CC_OP_DYNAMIC)
|
2393 | 3415a4dd | bellard | gen_op_set_cc_op(s->cc_op); |
2394 | 14ce26e7 | bellard | gen_jmp_im(cur_eip); |
2395 | b6abf97d | bellard | tcg_gen_trunc_tl_i32(cpu_tmp2_i32, cpu_T[0]);
|
2396 | a7812ae4 | pbrook | gen_helper_load_seg(tcg_const_i32(seg_reg), cpu_tmp2_i32); |
2397 | dc196a57 | bellard | /* abort translation because the addseg value may change or
|
2398 | dc196a57 | bellard | because ss32 may change. For R_SS, translation must always
|
2399 | dc196a57 | bellard | stop as a special handling must be done to disable hardware
|
2400 | dc196a57 | bellard | interrupts for the next instruction */
|
2401 | dc196a57 | bellard | if (seg_reg == R_SS || (s->code32 && seg_reg < R_FS))
|
2402 | dc196a57 | bellard | s->is_jmp = 3;
|
2403 | 3415a4dd | bellard | } else {
|
2404 | 3bd7da9e | bellard | gen_op_movl_seg_T0_vm(seg_reg); |
2405 | dc196a57 | bellard | if (seg_reg == R_SS)
|
2406 | dc196a57 | bellard | s->is_jmp = 3;
|
2407 | 3415a4dd | bellard | } |
2408 | 2c0262af | bellard | } |
2409 | 2c0262af | bellard | |
2410 | 0573fbfc | ths | static inline int svm_is_rep(int prefixes) |
2411 | 0573fbfc | ths | { |
2412 | 0573fbfc | ths | return ((prefixes & (PREFIX_REPZ | PREFIX_REPNZ)) ? 8 : 0); |
2413 | 0573fbfc | ths | } |
2414 | 0573fbfc | ths | |
2415 | 872929aa | bellard | static inline void |
2416 | 0573fbfc | ths | gen_svm_check_intercept_param(DisasContext *s, target_ulong pc_start, |
2417 | b8b6a50b | bellard | uint32_t type, uint64_t param) |
2418 | 0573fbfc | ths | { |
2419 | 872929aa | bellard | /* no SVM activated; fast case */
|
2420 | 872929aa | bellard | if (likely(!(s->flags & HF_SVMI_MASK)))
|
2421 | 872929aa | bellard | return;
|
2422 | 872929aa | bellard | if (s->cc_op != CC_OP_DYNAMIC)
|
2423 | 872929aa | bellard | gen_op_set_cc_op(s->cc_op); |
2424 | 872929aa | bellard | gen_jmp_im(pc_start - s->cs_base); |
2425 | a7812ae4 | pbrook | gen_helper_svm_check_intercept_param(tcg_const_i32(type), |
2426 | a7812ae4 | pbrook | tcg_const_i64(param)); |
2427 | 0573fbfc | ths | } |
2428 | 0573fbfc | ths | |
2429 | 872929aa | bellard | static inline void |
2430 | 0573fbfc | ths | gen_svm_check_intercept(DisasContext *s, target_ulong pc_start, uint64_t type) |
2431 | 0573fbfc | ths | { |
2432 | 872929aa | bellard | gen_svm_check_intercept_param(s, pc_start, type, 0);
|
2433 | 0573fbfc | ths | } |
2434 | 0573fbfc | ths | |
2435 | 4f31916f | bellard | static inline void gen_stack_update(DisasContext *s, int addend) |
2436 | 4f31916f | bellard | { |
2437 | 14ce26e7 | bellard | #ifdef TARGET_X86_64
|
2438 | 14ce26e7 | bellard | if (CODE64(s)) {
|
2439 | 6e0d8677 | bellard | gen_op_add_reg_im(2, R_ESP, addend);
|
2440 | 14ce26e7 | bellard | } else
|
2441 | 14ce26e7 | bellard | #endif
|
2442 | 4f31916f | bellard | if (s->ss32) {
|
2443 | 6e0d8677 | bellard | gen_op_add_reg_im(1, R_ESP, addend);
|
2444 | 4f31916f | bellard | } else {
|
2445 | 6e0d8677 | bellard | gen_op_add_reg_im(0, R_ESP, addend);
|
2446 | 4f31916f | bellard | } |
2447 | 4f31916f | bellard | } |
2448 | 4f31916f | bellard | |
2449 | 2c0262af | bellard | /* generate a push. It depends on ss32, addseg and dflag */
|
2450 | 2c0262af | bellard | static void gen_push_T0(DisasContext *s) |
2451 | 2c0262af | bellard | { |
2452 | 14ce26e7 | bellard | #ifdef TARGET_X86_64
|
2453 | 14ce26e7 | bellard | if (CODE64(s)) {
|
2454 | 57fec1fe | bellard | gen_op_movq_A0_reg(R_ESP); |
2455 | 8f091a59 | bellard | if (s->dflag) {
|
2456 | 57fec1fe | bellard | gen_op_addq_A0_im(-8);
|
2457 | 57fec1fe | bellard | gen_op_st_T0_A0(OT_QUAD + s->mem_index); |
2458 | 8f091a59 | bellard | } else {
|
2459 | 57fec1fe | bellard | gen_op_addq_A0_im(-2);
|
2460 | 57fec1fe | bellard | gen_op_st_T0_A0(OT_WORD + s->mem_index); |
2461 | 8f091a59 | bellard | } |
2462 | 57fec1fe | bellard | gen_op_mov_reg_A0(2, R_ESP);
|
2463 | 5fafdf24 | ths | } else
|
2464 | 14ce26e7 | bellard | #endif
|
2465 | 14ce26e7 | bellard | { |
2466 | 57fec1fe | bellard | gen_op_movl_A0_reg(R_ESP); |
2467 | 14ce26e7 | bellard | if (!s->dflag)
|
2468 | 57fec1fe | bellard | gen_op_addl_A0_im(-2);
|
2469 | 14ce26e7 | bellard | else
|
2470 | 57fec1fe | bellard | gen_op_addl_A0_im(-4);
|
2471 | 14ce26e7 | bellard | if (s->ss32) {
|
2472 | 14ce26e7 | bellard | if (s->addseg) {
|
2473 | bbf662ee | bellard | tcg_gen_mov_tl(cpu_T[1], cpu_A0);
|
2474 | 57fec1fe | bellard | gen_op_addl_A0_seg(R_SS); |
2475 | 14ce26e7 | bellard | } |
2476 | 14ce26e7 | bellard | } else {
|
2477 | 14ce26e7 | bellard | gen_op_andl_A0_ffff(); |
2478 | bbf662ee | bellard | tcg_gen_mov_tl(cpu_T[1], cpu_A0);
|
2479 | 57fec1fe | bellard | gen_op_addl_A0_seg(R_SS); |
2480 | 2c0262af | bellard | } |
2481 | 57fec1fe | bellard | gen_op_st_T0_A0(s->dflag + 1 + s->mem_index);
|
2482 | 14ce26e7 | bellard | if (s->ss32 && !s->addseg)
|
2483 | 57fec1fe | bellard | gen_op_mov_reg_A0(1, R_ESP);
|
2484 | 14ce26e7 | bellard | else
|
2485 | 57fec1fe | bellard | gen_op_mov_reg_T1(s->ss32 + 1, R_ESP);
|
2486 | 2c0262af | bellard | } |
2487 | 2c0262af | bellard | } |
2488 | 2c0262af | bellard | |
2489 | 4f31916f | bellard | /* generate a push. It depends on ss32, addseg and dflag */
|
2490 | 4f31916f | bellard | /* slower version for T1, only used for call Ev */
|
2491 | 4f31916f | bellard | static void gen_push_T1(DisasContext *s) |
2492 | 2c0262af | bellard | { |
2493 | 14ce26e7 | bellard | #ifdef TARGET_X86_64
|
2494 | 14ce26e7 | bellard | if (CODE64(s)) {
|
2495 | 57fec1fe | bellard | gen_op_movq_A0_reg(R_ESP); |
2496 | 8f091a59 | bellard | if (s->dflag) {
|
2497 | 57fec1fe | bellard | gen_op_addq_A0_im(-8);
|
2498 | 57fec1fe | bellard | gen_op_st_T1_A0(OT_QUAD + s->mem_index); |
2499 | 8f091a59 | bellard | } else {
|
2500 | 57fec1fe | bellard | gen_op_addq_A0_im(-2);
|
2501 | 57fec1fe | bellard | gen_op_st_T0_A0(OT_WORD + s->mem_index); |
2502 | 8f091a59 | bellard | } |
2503 | 57fec1fe | bellard | gen_op_mov_reg_A0(2, R_ESP);
|
2504 | 5fafdf24 | ths | } else
|
2505 | 14ce26e7 | bellard | #endif
|
2506 | 14ce26e7 | bellard | { |
2507 | 57fec1fe | bellard | gen_op_movl_A0_reg(R_ESP); |
2508 | 14ce26e7 | bellard | if (!s->dflag)
|
2509 | 57fec1fe | bellard | gen_op_addl_A0_im(-2);
|
2510 | 14ce26e7 | bellard | else
|
2511 | 57fec1fe | bellard | gen_op_addl_A0_im(-4);
|
2512 | 14ce26e7 | bellard | if (s->ss32) {
|
2513 | 14ce26e7 | bellard | if (s->addseg) {
|
2514 | 57fec1fe | bellard | gen_op_addl_A0_seg(R_SS); |
2515 | 14ce26e7 | bellard | } |
2516 | 14ce26e7 | bellard | } else {
|
2517 | 14ce26e7 | bellard | gen_op_andl_A0_ffff(); |
2518 | 57fec1fe | bellard | gen_op_addl_A0_seg(R_SS); |
2519 | 2c0262af | bellard | } |
2520 | 57fec1fe | bellard | gen_op_st_T1_A0(s->dflag + 1 + s->mem_index);
|
2521 | 3b46e624 | ths | |
2522 | 14ce26e7 | bellard | if (s->ss32 && !s->addseg)
|
2523 | 57fec1fe | bellard | gen_op_mov_reg_A0(1, R_ESP);
|
2524 | 14ce26e7 | bellard | else
|
2525 | 14ce26e7 | bellard | gen_stack_update(s, (-2) << s->dflag);
|
2526 | 2c0262af | bellard | } |
2527 | 2c0262af | bellard | } |
2528 | 2c0262af | bellard | |
2529 | 4f31916f | bellard | /* two step pop is necessary for precise exceptions */
|
2530 | 4f31916f | bellard | static void gen_pop_T0(DisasContext *s) |
2531 | 2c0262af | bellard | { |
2532 | 14ce26e7 | bellard | #ifdef TARGET_X86_64
|
2533 | 14ce26e7 | bellard | if (CODE64(s)) {
|
2534 | 57fec1fe | bellard | gen_op_movq_A0_reg(R_ESP); |
2535 | 57fec1fe | bellard | gen_op_ld_T0_A0((s->dflag ? OT_QUAD : OT_WORD) + s->mem_index); |
2536 | 5fafdf24 | ths | } else
|
2537 | 14ce26e7 | bellard | #endif
|
2538 | 14ce26e7 | bellard | { |
2539 | 57fec1fe | bellard | gen_op_movl_A0_reg(R_ESP); |
2540 | 14ce26e7 | bellard | if (s->ss32) {
|
2541 | 14ce26e7 | bellard | if (s->addseg)
|
2542 | 57fec1fe | bellard | gen_op_addl_A0_seg(R_SS); |
2543 | 14ce26e7 | bellard | } else {
|
2544 | 14ce26e7 | bellard | gen_op_andl_A0_ffff(); |
2545 | 57fec1fe | bellard | gen_op_addl_A0_seg(R_SS); |
2546 | 14ce26e7 | bellard | } |
2547 | 57fec1fe | bellard | gen_op_ld_T0_A0(s->dflag + 1 + s->mem_index);
|
2548 | 2c0262af | bellard | } |
2549 | 2c0262af | bellard | } |
2550 | 2c0262af | bellard | |
2551 | 2c0262af | bellard | static void gen_pop_update(DisasContext *s) |
2552 | 2c0262af | bellard | { |
2553 | 14ce26e7 | bellard | #ifdef TARGET_X86_64
|
2554 | 8f091a59 | bellard | if (CODE64(s) && s->dflag) {
|
2555 | 14ce26e7 | bellard | gen_stack_update(s, 8);
|
2556 | 14ce26e7 | bellard | } else
|
2557 | 14ce26e7 | bellard | #endif
|
2558 | 14ce26e7 | bellard | { |
2559 | 14ce26e7 | bellard | gen_stack_update(s, 2 << s->dflag);
|
2560 | 14ce26e7 | bellard | } |
2561 | 2c0262af | bellard | } |
2562 | 2c0262af | bellard | |
2563 | 2c0262af | bellard | static void gen_stack_A0(DisasContext *s) |
2564 | 2c0262af | bellard | { |
2565 | 57fec1fe | bellard | gen_op_movl_A0_reg(R_ESP); |
2566 | 2c0262af | bellard | if (!s->ss32)
|
2567 | 2c0262af | bellard | gen_op_andl_A0_ffff(); |
2568 | bbf662ee | bellard | tcg_gen_mov_tl(cpu_T[1], cpu_A0);
|
2569 | 2c0262af | bellard | if (s->addseg)
|
2570 | 57fec1fe | bellard | gen_op_addl_A0_seg(R_SS); |
2571 | 2c0262af | bellard | } |
2572 | 2c0262af | bellard | |
2573 | 2c0262af | bellard | /* NOTE: wrap around in 16 bit not fully handled */
|
2574 | 2c0262af | bellard | static void gen_pusha(DisasContext *s) |
2575 | 2c0262af | bellard | { |
2576 | 2c0262af | bellard | int i;
|
2577 | 57fec1fe | bellard | gen_op_movl_A0_reg(R_ESP); |
2578 | 2c0262af | bellard | gen_op_addl_A0_im(-16 << s->dflag);
|
2579 | 2c0262af | bellard | if (!s->ss32)
|
2580 | 2c0262af | bellard | gen_op_andl_A0_ffff(); |
2581 | bbf662ee | bellard | tcg_gen_mov_tl(cpu_T[1], cpu_A0);
|
2582 | 2c0262af | bellard | if (s->addseg)
|
2583 | 57fec1fe | bellard | gen_op_addl_A0_seg(R_SS); |
2584 | 2c0262af | bellard | for(i = 0;i < 8; i++) { |
2585 | 57fec1fe | bellard | gen_op_mov_TN_reg(OT_LONG, 0, 7 - i); |
2586 | 57fec1fe | bellard | gen_op_st_T0_A0(OT_WORD + s->dflag + s->mem_index); |
2587 | 2c0262af | bellard | gen_op_addl_A0_im(2 << s->dflag);
|
2588 | 2c0262af | bellard | } |
2589 | 57fec1fe | bellard | gen_op_mov_reg_T1(OT_WORD + s->ss32, R_ESP); |
2590 | 2c0262af | bellard | } |
2591 | 2c0262af | bellard | |
2592 | 2c0262af | bellard | /* NOTE: wrap around in 16 bit not fully handled */
|
2593 | 2c0262af | bellard | static void gen_popa(DisasContext *s) |
2594 | 2c0262af | bellard | { |
2595 | 2c0262af | bellard | int i;
|
2596 | 57fec1fe | bellard | gen_op_movl_A0_reg(R_ESP); |
2597 | 2c0262af | bellard | if (!s->ss32)
|
2598 | 2c0262af | bellard | gen_op_andl_A0_ffff(); |
2599 | bbf662ee | bellard | tcg_gen_mov_tl(cpu_T[1], cpu_A0);
|
2600 | bbf662ee | bellard | tcg_gen_addi_tl(cpu_T[1], cpu_T[1], 16 << s->dflag); |
2601 | 2c0262af | bellard | if (s->addseg)
|
2602 | 57fec1fe | bellard | gen_op_addl_A0_seg(R_SS); |
2603 | 2c0262af | bellard | for(i = 0;i < 8; i++) { |
2604 | 2c0262af | bellard | /* ESP is not reloaded */
|
2605 | 2c0262af | bellard | if (i != 3) { |
2606 | 57fec1fe | bellard | gen_op_ld_T0_A0(OT_WORD + s->dflag + s->mem_index); |
2607 | 57fec1fe | bellard | gen_op_mov_reg_T0(OT_WORD + s->dflag, 7 - i);
|
2608 | 2c0262af | bellard | } |
2609 | 2c0262af | bellard | gen_op_addl_A0_im(2 << s->dflag);
|
2610 | 2c0262af | bellard | } |
2611 | 57fec1fe | bellard | gen_op_mov_reg_T1(OT_WORD + s->ss32, R_ESP); |
2612 | 2c0262af | bellard | } |
2613 | 2c0262af | bellard | |
2614 | 2c0262af | bellard | static void gen_enter(DisasContext *s, int esp_addend, int level) |
2615 | 2c0262af | bellard | { |
2616 | 61a8c4ec | bellard | int ot, opsize;
|
2617 | 2c0262af | bellard | |
2618 | 2c0262af | bellard | level &= 0x1f;
|
2619 | 8f091a59 | bellard | #ifdef TARGET_X86_64
|
2620 | 8f091a59 | bellard | if (CODE64(s)) {
|
2621 | 8f091a59 | bellard | ot = s->dflag ? OT_QUAD : OT_WORD; |
2622 | 8f091a59 | bellard | opsize = 1 << ot;
|
2623 | 3b46e624 | ths | |
2624 | 57fec1fe | bellard | gen_op_movl_A0_reg(R_ESP); |
2625 | 8f091a59 | bellard | gen_op_addq_A0_im(-opsize); |
2626 | bbf662ee | bellard | tcg_gen_mov_tl(cpu_T[1], cpu_A0);
|
2627 | 8f091a59 | bellard | |
2628 | 8f091a59 | bellard | /* push bp */
|
2629 | 57fec1fe | bellard | gen_op_mov_TN_reg(OT_LONG, 0, R_EBP);
|
2630 | 57fec1fe | bellard | gen_op_st_T0_A0(ot + s->mem_index); |
2631 | 8f091a59 | bellard | if (level) {
|
2632 | b5b38f61 | bellard | /* XXX: must save state */
|
2633 | a7812ae4 | pbrook | gen_helper_enter64_level(tcg_const_i32(level), |
2634 | a7812ae4 | pbrook | tcg_const_i32((ot == OT_QUAD)), |
2635 | a7812ae4 | pbrook | cpu_T[1]);
|
2636 | 8f091a59 | bellard | } |
2637 | 57fec1fe | bellard | gen_op_mov_reg_T1(ot, R_EBP); |
2638 | bbf662ee | bellard | tcg_gen_addi_tl(cpu_T[1], cpu_T[1], -esp_addend + (-opsize * level)); |
2639 | 57fec1fe | bellard | gen_op_mov_reg_T1(OT_QUAD, R_ESP); |
2640 | 5fafdf24 | ths | } else
|
2641 | 8f091a59 | bellard | #endif
|
2642 | 8f091a59 | bellard | { |
2643 | 8f091a59 | bellard | ot = s->dflag + OT_WORD; |
2644 | 8f091a59 | bellard | opsize = 2 << s->dflag;
|
2645 | 3b46e624 | ths | |
2646 | 57fec1fe | bellard | gen_op_movl_A0_reg(R_ESP); |
2647 | 8f091a59 | bellard | gen_op_addl_A0_im(-opsize); |
2648 | 8f091a59 | bellard | if (!s->ss32)
|
2649 | 8f091a59 | bellard | gen_op_andl_A0_ffff(); |
2650 | bbf662ee | bellard | tcg_gen_mov_tl(cpu_T[1], cpu_A0);
|
2651 | 8f091a59 | bellard | if (s->addseg)
|
2652 | 57fec1fe | bellard | gen_op_addl_A0_seg(R_SS); |
2653 | 8f091a59 | bellard | /* push bp */
|
2654 | 57fec1fe | bellard | gen_op_mov_TN_reg(OT_LONG, 0, R_EBP);
|
2655 | 57fec1fe | bellard | gen_op_st_T0_A0(ot + s->mem_index); |
2656 | 8f091a59 | bellard | if (level) {
|
2657 | b5b38f61 | bellard | /* XXX: must save state */
|
2658 | a7812ae4 | pbrook | gen_helper_enter_level(tcg_const_i32(level), |
2659 | a7812ae4 | pbrook | tcg_const_i32(s->dflag), |
2660 | a7812ae4 | pbrook | cpu_T[1]);
|
2661 | 8f091a59 | bellard | } |
2662 | 57fec1fe | bellard | gen_op_mov_reg_T1(ot, R_EBP); |
2663 | bbf662ee | bellard | tcg_gen_addi_tl(cpu_T[1], cpu_T[1], -esp_addend + (-opsize * level)); |
2664 | 57fec1fe | bellard | gen_op_mov_reg_T1(OT_WORD + s->ss32, R_ESP); |
2665 | 2c0262af | bellard | } |
2666 | 2c0262af | bellard | } |
2667 | 2c0262af | bellard | |
2668 | 14ce26e7 | bellard | static void gen_exception(DisasContext *s, int trapno, target_ulong cur_eip) |
2669 | 2c0262af | bellard | { |
2670 | 2c0262af | bellard | if (s->cc_op != CC_OP_DYNAMIC)
|
2671 | 2c0262af | bellard | gen_op_set_cc_op(s->cc_op); |
2672 | 14ce26e7 | bellard | gen_jmp_im(cur_eip); |
2673 | a7812ae4 | pbrook | gen_helper_raise_exception(tcg_const_i32(trapno)); |
2674 | 2c0262af | bellard | s->is_jmp = 3;
|
2675 | 2c0262af | bellard | } |
2676 | 2c0262af | bellard | |
2677 | 2c0262af | bellard | /* an interrupt is different from an exception because of the
|
2678 | 7f75ffd3 | blueswir1 | privilege checks */
|
2679 | 5fafdf24 | ths | static void gen_interrupt(DisasContext *s, int intno, |
2680 | 14ce26e7 | bellard | target_ulong cur_eip, target_ulong next_eip) |
2681 | 2c0262af | bellard | { |
2682 | 2c0262af | bellard | if (s->cc_op != CC_OP_DYNAMIC)
|
2683 | 2c0262af | bellard | gen_op_set_cc_op(s->cc_op); |
2684 | 14ce26e7 | bellard | gen_jmp_im(cur_eip); |
2685 | a7812ae4 | pbrook | gen_helper_raise_interrupt(tcg_const_i32(intno), |
2686 | a7812ae4 | pbrook | tcg_const_i32(next_eip - cur_eip)); |
2687 | 2c0262af | bellard | s->is_jmp = 3;
|
2688 | 2c0262af | bellard | } |
2689 | 2c0262af | bellard | |
2690 | 14ce26e7 | bellard | static void gen_debug(DisasContext *s, target_ulong cur_eip) |
2691 | 2c0262af | bellard | { |
2692 | 2c0262af | bellard | if (s->cc_op != CC_OP_DYNAMIC)
|
2693 | 2c0262af | bellard | gen_op_set_cc_op(s->cc_op); |
2694 | 14ce26e7 | bellard | gen_jmp_im(cur_eip); |
2695 | a7812ae4 | pbrook | gen_helper_debug(); |
2696 | 2c0262af | bellard | s->is_jmp = 3;
|
2697 | 2c0262af | bellard | } |
2698 | 2c0262af | bellard | |
2699 | 2c0262af | bellard | /* generate a generic end of block. Trace exception is also generated
|
2700 | 2c0262af | bellard | if needed */
|
2701 | 2c0262af | bellard | static void gen_eob(DisasContext *s) |
2702 | 2c0262af | bellard | { |
2703 | 2c0262af | bellard | if (s->cc_op != CC_OP_DYNAMIC)
|
2704 | 2c0262af | bellard | gen_op_set_cc_op(s->cc_op); |
2705 | a2cc3b24 | bellard | if (s->tb->flags & HF_INHIBIT_IRQ_MASK) {
|
2706 | a7812ae4 | pbrook | gen_helper_reset_inhibit_irq(); |
2707 | a2cc3b24 | bellard | } |
2708 | a2397807 | Jan Kiszka | if (s->tb->flags & HF_RF_MASK) {
|
2709 | a2397807 | Jan Kiszka | gen_helper_reset_rf(); |
2710 | a2397807 | Jan Kiszka | } |
2711 | 34865134 | bellard | if (s->singlestep_enabled) {
|
2712 | a7812ae4 | pbrook | gen_helper_debug(); |
2713 | 34865134 | bellard | } else if (s->tf) { |
2714 | a7812ae4 | pbrook | gen_helper_single_step(); |
2715 | 2c0262af | bellard | } else {
|
2716 | 57fec1fe | bellard | tcg_gen_exit_tb(0);
|
2717 | 2c0262af | bellard | } |
2718 | 2c0262af | bellard | s->is_jmp = 3;
|
2719 | 2c0262af | bellard | } |
2720 | 2c0262af | bellard | |
2721 | 2c0262af | bellard | /* generate a jump to eip. No segment change must happen before as a
|
2722 | 2c0262af | bellard | direct call to the next block may occur */
|
2723 | 14ce26e7 | bellard | static void gen_jmp_tb(DisasContext *s, target_ulong eip, int tb_num) |
2724 | 2c0262af | bellard | { |
2725 | 2c0262af | bellard | if (s->jmp_opt) {
|
2726 | 6e256c93 | bellard | if (s->cc_op != CC_OP_DYNAMIC) {
|
2727 | 2c0262af | bellard | gen_op_set_cc_op(s->cc_op); |
2728 | 6e256c93 | bellard | s->cc_op = CC_OP_DYNAMIC; |
2729 | 6e256c93 | bellard | } |
2730 | 6e256c93 | bellard | gen_goto_tb(s, tb_num, eip); |
2731 | 2c0262af | bellard | s->is_jmp = 3;
|
2732 | 2c0262af | bellard | } else {
|
2733 | 14ce26e7 | bellard | gen_jmp_im(eip); |
2734 | 2c0262af | bellard | gen_eob(s); |
2735 | 2c0262af | bellard | } |
2736 | 2c0262af | bellard | } |
2737 | 2c0262af | bellard | |
2738 | 14ce26e7 | bellard | static void gen_jmp(DisasContext *s, target_ulong eip) |
2739 | 14ce26e7 | bellard | { |
2740 | 14ce26e7 | bellard | gen_jmp_tb(s, eip, 0);
|
2741 | 14ce26e7 | bellard | } |
2742 | 14ce26e7 | bellard | |
2743 | 8686c490 | bellard | static inline void gen_ldq_env_A0(int idx, int offset) |
2744 | 8686c490 | bellard | { |
2745 | 8686c490 | bellard | int mem_index = (idx >> 2) - 1; |
2746 | b6abf97d | bellard | tcg_gen_qemu_ld64(cpu_tmp1_i64, cpu_A0, mem_index); |
2747 | b6abf97d | bellard | tcg_gen_st_i64(cpu_tmp1_i64, cpu_env, offset); |
2748 | 8686c490 | bellard | } |
2749 | 664e0f19 | bellard | |
2750 | 8686c490 | bellard | static inline void gen_stq_env_A0(int idx, int offset) |
2751 | 8686c490 | bellard | { |
2752 | 8686c490 | bellard | int mem_index = (idx >> 2) - 1; |
2753 | b6abf97d | bellard | tcg_gen_ld_i64(cpu_tmp1_i64, cpu_env, offset); |
2754 | b6abf97d | bellard | tcg_gen_qemu_st64(cpu_tmp1_i64, cpu_A0, mem_index); |
2755 | 8686c490 | bellard | } |
2756 | 664e0f19 | bellard | |
2757 | 8686c490 | bellard | static inline void gen_ldo_env_A0(int idx, int offset) |
2758 | 8686c490 | bellard | { |
2759 | 8686c490 | bellard | int mem_index = (idx >> 2) - 1; |
2760 | b6abf97d | bellard | tcg_gen_qemu_ld64(cpu_tmp1_i64, cpu_A0, mem_index); |
2761 | b6abf97d | bellard | tcg_gen_st_i64(cpu_tmp1_i64, cpu_env, offset + offsetof(XMMReg, XMM_Q(0)));
|
2762 | 8686c490 | bellard | tcg_gen_addi_tl(cpu_tmp0, cpu_A0, 8);
|
2763 | b6abf97d | bellard | tcg_gen_qemu_ld64(cpu_tmp1_i64, cpu_tmp0, mem_index); |
2764 | b6abf97d | bellard | tcg_gen_st_i64(cpu_tmp1_i64, cpu_env, offset + offsetof(XMMReg, XMM_Q(1)));
|
2765 | 8686c490 | bellard | } |
2766 | 14ce26e7 | bellard | |
2767 | 8686c490 | bellard | static inline void gen_sto_env_A0(int idx, int offset) |
2768 | 8686c490 | bellard | { |
2769 | 8686c490 | bellard | int mem_index = (idx >> 2) - 1; |
2770 | b6abf97d | bellard | tcg_gen_ld_i64(cpu_tmp1_i64, cpu_env, offset + offsetof(XMMReg, XMM_Q(0)));
|
2771 | b6abf97d | bellard | tcg_gen_qemu_st64(cpu_tmp1_i64, cpu_A0, mem_index); |
2772 | 8686c490 | bellard | tcg_gen_addi_tl(cpu_tmp0, cpu_A0, 8);
|
2773 | b6abf97d | bellard | tcg_gen_ld_i64(cpu_tmp1_i64, cpu_env, offset + offsetof(XMMReg, XMM_Q(1)));
|
2774 | b6abf97d | bellard | tcg_gen_qemu_st64(cpu_tmp1_i64, cpu_tmp0, mem_index); |
2775 | 8686c490 | bellard | } |
2776 | 14ce26e7 | bellard | |
2777 | 5af45186 | bellard | static inline void gen_op_movo(int d_offset, int s_offset) |
2778 | 5af45186 | bellard | { |
2779 | b6abf97d | bellard | tcg_gen_ld_i64(cpu_tmp1_i64, cpu_env, s_offset); |
2780 | b6abf97d | bellard | tcg_gen_st_i64(cpu_tmp1_i64, cpu_env, d_offset); |
2781 | b6abf97d | bellard | tcg_gen_ld_i64(cpu_tmp1_i64, cpu_env, s_offset + 8);
|
2782 | b6abf97d | bellard | tcg_gen_st_i64(cpu_tmp1_i64, cpu_env, d_offset + 8);
|
2783 | 5af45186 | bellard | } |
2784 | 5af45186 | bellard | |
2785 | 5af45186 | bellard | static inline void gen_op_movq(int d_offset, int s_offset) |
2786 | 5af45186 | bellard | { |
2787 | b6abf97d | bellard | tcg_gen_ld_i64(cpu_tmp1_i64, cpu_env, s_offset); |
2788 | b6abf97d | bellard | tcg_gen_st_i64(cpu_tmp1_i64, cpu_env, d_offset); |
2789 | 5af45186 | bellard | } |
2790 | 5af45186 | bellard | |
2791 | 5af45186 | bellard | static inline void gen_op_movl(int d_offset, int s_offset) |
2792 | 5af45186 | bellard | { |
2793 | b6abf97d | bellard | tcg_gen_ld_i32(cpu_tmp2_i32, cpu_env, s_offset); |
2794 | b6abf97d | bellard | tcg_gen_st_i32(cpu_tmp2_i32, cpu_env, d_offset); |
2795 | 5af45186 | bellard | } |
2796 | 5af45186 | bellard | |
2797 | 5af45186 | bellard | static inline void gen_op_movq_env_0(int d_offset) |
2798 | 5af45186 | bellard | { |
2799 | b6abf97d | bellard | tcg_gen_movi_i64(cpu_tmp1_i64, 0);
|
2800 | b6abf97d | bellard | tcg_gen_st_i64(cpu_tmp1_i64, cpu_env, d_offset); |
2801 | 5af45186 | bellard | } |
2802 | 664e0f19 | bellard | |
2803 | 5af45186 | bellard | #define SSE_SPECIAL ((void *)1) |
2804 | 5af45186 | bellard | #define SSE_DUMMY ((void *)2) |
2805 | 664e0f19 | bellard | |
2806 | a7812ae4 | pbrook | #define MMX_OP2(x) { gen_helper_ ## x ## _mmx, gen_helper_ ## x ## _xmm } |
2807 | a7812ae4 | pbrook | #define SSE_FOP(x) { gen_helper_ ## x ## ps, gen_helper_ ## x ## pd, \ |
2808 | a7812ae4 | pbrook | gen_helper_ ## x ## ss, gen_helper_ ## x ## sd, } |
2809 | 5af45186 | bellard | |
2810 | 5af45186 | bellard | static void *sse_op_table1[256][4] = { |
2811 | a35f3ec7 | aurel32 | /* 3DNow! extensions */
|
2812 | a35f3ec7 | aurel32 | [0x0e] = { SSE_DUMMY }, /* femms */ |
2813 | a35f3ec7 | aurel32 | [0x0f] = { SSE_DUMMY }, /* pf... */ |
2814 | 664e0f19 | bellard | /* pure SSE operations */
|
2815 | 664e0f19 | bellard | [0x10] = { SSE_SPECIAL, SSE_SPECIAL, SSE_SPECIAL, SSE_SPECIAL }, /* movups, movupd, movss, movsd */ |
2816 | 664e0f19 | bellard | [0x11] = { SSE_SPECIAL, SSE_SPECIAL, SSE_SPECIAL, SSE_SPECIAL }, /* movups, movupd, movss, movsd */ |
2817 | 465e9838 | bellard | [0x12] = { SSE_SPECIAL, SSE_SPECIAL, SSE_SPECIAL, SSE_SPECIAL }, /* movlps, movlpd, movsldup, movddup */ |
2818 | 664e0f19 | bellard | [0x13] = { SSE_SPECIAL, SSE_SPECIAL }, /* movlps, movlpd */ |
2819 | a7812ae4 | pbrook | [0x14] = { gen_helper_punpckldq_xmm, gen_helper_punpcklqdq_xmm },
|
2820 | a7812ae4 | pbrook | [0x15] = { gen_helper_punpckhdq_xmm, gen_helper_punpckhqdq_xmm },
|
2821 | 664e0f19 | bellard | [0x16] = { SSE_SPECIAL, SSE_SPECIAL, SSE_SPECIAL }, /* movhps, movhpd, movshdup */ |
2822 | 664e0f19 | bellard | [0x17] = { SSE_SPECIAL, SSE_SPECIAL }, /* movhps, movhpd */ |
2823 | 664e0f19 | bellard | |
2824 | 664e0f19 | bellard | [0x28] = { SSE_SPECIAL, SSE_SPECIAL }, /* movaps, movapd */ |
2825 | 664e0f19 | bellard | [0x29] = { SSE_SPECIAL, SSE_SPECIAL }, /* movaps, movapd */ |
2826 | 664e0f19 | bellard | [0x2a] = { SSE_SPECIAL, SSE_SPECIAL, SSE_SPECIAL, SSE_SPECIAL }, /* cvtpi2ps, cvtpi2pd, cvtsi2ss, cvtsi2sd */ |
2827 | d9f4bb27 | Andre Przywara | [0x2b] = { SSE_SPECIAL, SSE_SPECIAL, SSE_SPECIAL, SSE_SPECIAL }, /* movntps, movntpd, movntss, movntsd */ |
2828 | 664e0f19 | bellard | [0x2c] = { SSE_SPECIAL, SSE_SPECIAL, SSE_SPECIAL, SSE_SPECIAL }, /* cvttps2pi, cvttpd2pi, cvttsd2si, cvttss2si */ |
2829 | 664e0f19 | bellard | [0x2d] = { SSE_SPECIAL, SSE_SPECIAL, SSE_SPECIAL, SSE_SPECIAL }, /* cvtps2pi, cvtpd2pi, cvtsd2si, cvtss2si */ |
2830 | a7812ae4 | pbrook | [0x2e] = { gen_helper_ucomiss, gen_helper_ucomisd },
|
2831 | a7812ae4 | pbrook | [0x2f] = { gen_helper_comiss, gen_helper_comisd },
|
2832 | 664e0f19 | bellard | [0x50] = { SSE_SPECIAL, SSE_SPECIAL }, /* movmskps, movmskpd */ |
2833 | 664e0f19 | bellard | [0x51] = SSE_FOP(sqrt),
|
2834 | a7812ae4 | pbrook | [0x52] = { gen_helper_rsqrtps, NULL, gen_helper_rsqrtss, NULL }, |
2835 | a7812ae4 | pbrook | [0x53] = { gen_helper_rcpps, NULL, gen_helper_rcpss, NULL }, |
2836 | a7812ae4 | pbrook | [0x54] = { gen_helper_pand_xmm, gen_helper_pand_xmm }, /* andps, andpd */ |
2837 | a7812ae4 | pbrook | [0x55] = { gen_helper_pandn_xmm, gen_helper_pandn_xmm }, /* andnps, andnpd */ |
2838 | a7812ae4 | pbrook | [0x56] = { gen_helper_por_xmm, gen_helper_por_xmm }, /* orps, orpd */ |
2839 | a7812ae4 | pbrook | [0x57] = { gen_helper_pxor_xmm, gen_helper_pxor_xmm }, /* xorps, xorpd */ |
2840 | 664e0f19 | bellard | [0x58] = SSE_FOP(add),
|
2841 | 664e0f19 | bellard | [0x59] = SSE_FOP(mul),
|
2842 | a7812ae4 | pbrook | [0x5a] = { gen_helper_cvtps2pd, gen_helper_cvtpd2ps,
|
2843 | a7812ae4 | pbrook | gen_helper_cvtss2sd, gen_helper_cvtsd2ss }, |
2844 | a7812ae4 | pbrook | [0x5b] = { gen_helper_cvtdq2ps, gen_helper_cvtps2dq, gen_helper_cvttps2dq },
|
2845 | 664e0f19 | bellard | [0x5c] = SSE_FOP(sub),
|
2846 | 664e0f19 | bellard | [0x5d] = SSE_FOP(min),
|
2847 | 664e0f19 | bellard | [0x5e] = SSE_FOP(div),
|
2848 | 664e0f19 | bellard | [0x5f] = SSE_FOP(max),
|
2849 | 664e0f19 | bellard | |
2850 | 664e0f19 | bellard | [0xc2] = SSE_FOP(cmpeq),
|
2851 | a7812ae4 | pbrook | [0xc6] = { gen_helper_shufps, gen_helper_shufpd },
|
2852 | 664e0f19 | bellard | |
2853 | 222a3336 | balrog | [0x38] = { SSE_SPECIAL, SSE_SPECIAL, NULL, SSE_SPECIAL }, /* SSSE3/SSE4 */ |
2854 | 222a3336 | balrog | [0x3a] = { SSE_SPECIAL, SSE_SPECIAL }, /* SSSE3/SSE4 */ |
2855 | 4242b1bd | balrog | |
2856 | 664e0f19 | bellard | /* MMX ops and their SSE extensions */
|
2857 | 664e0f19 | bellard | [0x60] = MMX_OP2(punpcklbw),
|
2858 | 664e0f19 | bellard | [0x61] = MMX_OP2(punpcklwd),
|
2859 | 664e0f19 | bellard | [0x62] = MMX_OP2(punpckldq),
|
2860 | 664e0f19 | bellard | [0x63] = MMX_OP2(packsswb),
|
2861 | 664e0f19 | bellard | [0x64] = MMX_OP2(pcmpgtb),
|
2862 | 664e0f19 | bellard | [0x65] = MMX_OP2(pcmpgtw),
|
2863 | 664e0f19 | bellard | [0x66] = MMX_OP2(pcmpgtl),
|
2864 | 664e0f19 | bellard | [0x67] = MMX_OP2(packuswb),
|
2865 | 664e0f19 | bellard | [0x68] = MMX_OP2(punpckhbw),
|
2866 | 664e0f19 | bellard | [0x69] = MMX_OP2(punpckhwd),
|
2867 | 664e0f19 | bellard | [0x6a] = MMX_OP2(punpckhdq),
|
2868 | 664e0f19 | bellard | [0x6b] = MMX_OP2(packssdw),
|
2869 | a7812ae4 | pbrook | [0x6c] = { NULL, gen_helper_punpcklqdq_xmm }, |
2870 | a7812ae4 | pbrook | [0x6d] = { NULL, gen_helper_punpckhqdq_xmm }, |
2871 | 664e0f19 | bellard | [0x6e] = { SSE_SPECIAL, SSE_SPECIAL }, /* movd mm, ea */ |
2872 | 664e0f19 | bellard | [0x6f] = { SSE_SPECIAL, SSE_SPECIAL, SSE_SPECIAL }, /* movq, movdqa, , movqdu */ |
2873 | a7812ae4 | pbrook | [0x70] = { gen_helper_pshufw_mmx,
|
2874 | a7812ae4 | pbrook | gen_helper_pshufd_xmm, |
2875 | a7812ae4 | pbrook | gen_helper_pshufhw_xmm, |
2876 | a7812ae4 | pbrook | gen_helper_pshuflw_xmm }, |
2877 | 664e0f19 | bellard | [0x71] = { SSE_SPECIAL, SSE_SPECIAL }, /* shiftw */ |
2878 | 664e0f19 | bellard | [0x72] = { SSE_SPECIAL, SSE_SPECIAL }, /* shiftd */ |
2879 | 664e0f19 | bellard | [0x73] = { SSE_SPECIAL, SSE_SPECIAL }, /* shiftq */ |
2880 | 664e0f19 | bellard | [0x74] = MMX_OP2(pcmpeqb),
|
2881 | 664e0f19 | bellard | [0x75] = MMX_OP2(pcmpeqw),
|
2882 | 664e0f19 | bellard | [0x76] = MMX_OP2(pcmpeql),
|
2883 | a35f3ec7 | aurel32 | [0x77] = { SSE_DUMMY }, /* emms */ |
2884 | d9f4bb27 | Andre Przywara | [0x78] = { NULL, SSE_SPECIAL, NULL, SSE_SPECIAL }, /* extrq_i, insertq_i */ |
2885 | d9f4bb27 | Andre Przywara | [0x79] = { NULL, gen_helper_extrq_r, NULL, gen_helper_insertq_r }, |
2886 | a7812ae4 | pbrook | [0x7c] = { NULL, gen_helper_haddpd, NULL, gen_helper_haddps }, |
2887 | a7812ae4 | pbrook | [0x7d] = { NULL, gen_helper_hsubpd, NULL, gen_helper_hsubps }, |
2888 | 664e0f19 | bellard | [0x7e] = { SSE_SPECIAL, SSE_SPECIAL, SSE_SPECIAL }, /* movd, movd, , movq */ |
2889 | 664e0f19 | bellard | [0x7f] = { SSE_SPECIAL, SSE_SPECIAL, SSE_SPECIAL }, /* movq, movdqa, movdqu */ |
2890 | 664e0f19 | bellard | [0xc4] = { SSE_SPECIAL, SSE_SPECIAL }, /* pinsrw */ |
2891 | 664e0f19 | bellard | [0xc5] = { SSE_SPECIAL, SSE_SPECIAL }, /* pextrw */ |
2892 | a7812ae4 | pbrook | [0xd0] = { NULL, gen_helper_addsubpd, NULL, gen_helper_addsubps }, |
2893 | 664e0f19 | bellard | [0xd1] = MMX_OP2(psrlw),
|
2894 | 664e0f19 | bellard | [0xd2] = MMX_OP2(psrld),
|
2895 | 664e0f19 | bellard | [0xd3] = MMX_OP2(psrlq),
|
2896 | 664e0f19 | bellard | [0xd4] = MMX_OP2(paddq),
|
2897 | 664e0f19 | bellard | [0xd5] = MMX_OP2(pmullw),
|
2898 | 664e0f19 | bellard | [0xd6] = { NULL, SSE_SPECIAL, SSE_SPECIAL, SSE_SPECIAL }, |
2899 | 664e0f19 | bellard | [0xd7] = { SSE_SPECIAL, SSE_SPECIAL }, /* pmovmskb */ |
2900 | 664e0f19 | bellard | [0xd8] = MMX_OP2(psubusb),
|
2901 | 664e0f19 | bellard | [0xd9] = MMX_OP2(psubusw),
|
2902 | 664e0f19 | bellard | [0xda] = MMX_OP2(pminub),
|
2903 | 664e0f19 | bellard | [0xdb] = MMX_OP2(pand),
|
2904 | 664e0f19 | bellard | [0xdc] = MMX_OP2(paddusb),
|
2905 | 664e0f19 | bellard | [0xdd] = MMX_OP2(paddusw),
|
2906 | 664e0f19 | bellard | [0xde] = MMX_OP2(pmaxub),
|
2907 | 664e0f19 | bellard | [0xdf] = MMX_OP2(pandn),
|
2908 | 664e0f19 | bellard | [0xe0] = MMX_OP2(pavgb),
|
2909 | 664e0f19 | bellard | [0xe1] = MMX_OP2(psraw),
|
2910 | 664e0f19 | bellard | [0xe2] = MMX_OP2(psrad),
|
2911 | 664e0f19 | bellard | [0xe3] = MMX_OP2(pavgw),
|
2912 | 664e0f19 | bellard | [0xe4] = MMX_OP2(pmulhuw),
|
2913 | 664e0f19 | bellard | [0xe5] = MMX_OP2(pmulhw),
|
2914 | a7812ae4 | pbrook | [0xe6] = { NULL, gen_helper_cvttpd2dq, gen_helper_cvtdq2pd, gen_helper_cvtpd2dq }, |
2915 | 664e0f19 | bellard | [0xe7] = { SSE_SPECIAL , SSE_SPECIAL }, /* movntq, movntq */ |
2916 | 664e0f19 | bellard | [0xe8] = MMX_OP2(psubsb),
|
2917 | 664e0f19 | bellard | [0xe9] = MMX_OP2(psubsw),
|
2918 | 664e0f19 | bellard | [0xea] = MMX_OP2(pminsw),
|
2919 | 664e0f19 | bellard | [0xeb] = MMX_OP2(por),
|
2920 | 664e0f19 | bellard | [0xec] = MMX_OP2(paddsb),
|
2921 | 664e0f19 | bellard | [0xed] = MMX_OP2(paddsw),
|
2922 | 664e0f19 | bellard | [0xee] = MMX_OP2(pmaxsw),
|
2923 | 664e0f19 | bellard | [0xef] = MMX_OP2(pxor),
|
2924 | 465e9838 | bellard | [0xf0] = { NULL, NULL, NULL, SSE_SPECIAL }, /* lddqu */ |
2925 | 664e0f19 | bellard | [0xf1] = MMX_OP2(psllw),
|
2926 | 664e0f19 | bellard | [0xf2] = MMX_OP2(pslld),
|
2927 | 664e0f19 | bellard | [0xf3] = MMX_OP2(psllq),
|
2928 | 664e0f19 | bellard | [0xf4] = MMX_OP2(pmuludq),
|
2929 | 664e0f19 | bellard | [0xf5] = MMX_OP2(pmaddwd),
|
2930 | 664e0f19 | bellard | [0xf6] = MMX_OP2(psadbw),
|
2931 | 664e0f19 | bellard | [0xf7] = MMX_OP2(maskmov),
|
2932 | 664e0f19 | bellard | [0xf8] = MMX_OP2(psubb),
|
2933 | 664e0f19 | bellard | [0xf9] = MMX_OP2(psubw),
|
2934 | 664e0f19 | bellard | [0xfa] = MMX_OP2(psubl),
|
2935 | 664e0f19 | bellard | [0xfb] = MMX_OP2(psubq),
|
2936 | 664e0f19 | bellard | [0xfc] = MMX_OP2(paddb),
|
2937 | 664e0f19 | bellard | [0xfd] = MMX_OP2(paddw),
|
2938 | 664e0f19 | bellard | [0xfe] = MMX_OP2(paddl),
|
2939 | 664e0f19 | bellard | }; |
2940 | 664e0f19 | bellard | |
2941 | 5af45186 | bellard | static void *sse_op_table2[3 * 8][2] = { |
2942 | 664e0f19 | bellard | [0 + 2] = MMX_OP2(psrlw), |
2943 | 664e0f19 | bellard | [0 + 4] = MMX_OP2(psraw), |
2944 | 664e0f19 | bellard | [0 + 6] = MMX_OP2(psllw), |
2945 | 664e0f19 | bellard | [8 + 2] = MMX_OP2(psrld), |
2946 | 664e0f19 | bellard | [8 + 4] = MMX_OP2(psrad), |
2947 | 664e0f19 | bellard | [8 + 6] = MMX_OP2(pslld), |
2948 | 664e0f19 | bellard | [16 + 2] = MMX_OP2(psrlq), |
2949 | a7812ae4 | pbrook | [16 + 3] = { NULL, gen_helper_psrldq_xmm }, |
2950 | 664e0f19 | bellard | [16 + 6] = MMX_OP2(psllq), |
2951 | a7812ae4 | pbrook | [16 + 7] = { NULL, gen_helper_pslldq_xmm }, |
2952 | 664e0f19 | bellard | }; |
2953 | 664e0f19 | bellard | |
2954 | 5af45186 | bellard | static void *sse_op_table3[4 * 3] = { |
2955 | a7812ae4 | pbrook | gen_helper_cvtsi2ss, |
2956 | a7812ae4 | pbrook | gen_helper_cvtsi2sd, |
2957 | a7812ae4 | pbrook | X86_64_ONLY(gen_helper_cvtsq2ss), |
2958 | a7812ae4 | pbrook | X86_64_ONLY(gen_helper_cvtsq2sd), |
2959 | a7812ae4 | pbrook | |
2960 | a7812ae4 | pbrook | gen_helper_cvttss2si, |
2961 | a7812ae4 | pbrook | gen_helper_cvttsd2si, |
2962 | a7812ae4 | pbrook | X86_64_ONLY(gen_helper_cvttss2sq), |
2963 | a7812ae4 | pbrook | X86_64_ONLY(gen_helper_cvttsd2sq), |
2964 | a7812ae4 | pbrook | |
2965 | a7812ae4 | pbrook | gen_helper_cvtss2si, |
2966 | a7812ae4 | pbrook | gen_helper_cvtsd2si, |
2967 | a7812ae4 | pbrook | X86_64_ONLY(gen_helper_cvtss2sq), |
2968 | a7812ae4 | pbrook | X86_64_ONLY(gen_helper_cvtsd2sq), |
2969 | 664e0f19 | bellard | }; |
2970 | 3b46e624 | ths | |
2971 | 5af45186 | bellard | static void *sse_op_table4[8][4] = { |
2972 | 664e0f19 | bellard | SSE_FOP(cmpeq), |
2973 | 664e0f19 | bellard | SSE_FOP(cmplt), |
2974 | 664e0f19 | bellard | SSE_FOP(cmple), |
2975 | 664e0f19 | bellard | SSE_FOP(cmpunord), |
2976 | 664e0f19 | bellard | SSE_FOP(cmpneq), |
2977 | 664e0f19 | bellard | SSE_FOP(cmpnlt), |
2978 | 664e0f19 | bellard | SSE_FOP(cmpnle), |
2979 | 664e0f19 | bellard | SSE_FOP(cmpord), |
2980 | 664e0f19 | bellard | }; |
2981 | 3b46e624 | ths | |
2982 | 5af45186 | bellard | static void *sse_op_table5[256] = { |
2983 | a7812ae4 | pbrook | [0x0c] = gen_helper_pi2fw,
|
2984 | a7812ae4 | pbrook | [0x0d] = gen_helper_pi2fd,
|
2985 | a7812ae4 | pbrook | [0x1c] = gen_helper_pf2iw,
|
2986 | a7812ae4 | pbrook | [0x1d] = gen_helper_pf2id,
|
2987 | a7812ae4 | pbrook | [0x8a] = gen_helper_pfnacc,
|
2988 | a7812ae4 | pbrook | [0x8e] = gen_helper_pfpnacc,
|
2989 | a7812ae4 | pbrook | [0x90] = gen_helper_pfcmpge,
|
2990 | a7812ae4 | pbrook | [0x94] = gen_helper_pfmin,
|
2991 | a7812ae4 | pbrook | [0x96] = gen_helper_pfrcp,
|
2992 | a7812ae4 | pbrook | [0x97] = gen_helper_pfrsqrt,
|
2993 | a7812ae4 | pbrook | [0x9a] = gen_helper_pfsub,
|
2994 | a7812ae4 | pbrook | [0x9e] = gen_helper_pfadd,
|
2995 | a7812ae4 | pbrook | [0xa0] = gen_helper_pfcmpgt,
|
2996 | a7812ae4 | pbrook | [0xa4] = gen_helper_pfmax,
|
2997 | a7812ae4 | pbrook | [0xa6] = gen_helper_movq, /* pfrcpit1; no need to actually increase precision */ |
2998 | a7812ae4 | pbrook | [0xa7] = gen_helper_movq, /* pfrsqit1 */ |
2999 | a7812ae4 | pbrook | [0xaa] = gen_helper_pfsubr,
|
3000 | a7812ae4 | pbrook | [0xae] = gen_helper_pfacc,
|
3001 | a7812ae4 | pbrook | [0xb0] = gen_helper_pfcmpeq,
|
3002 | a7812ae4 | pbrook | [0xb4] = gen_helper_pfmul,
|
3003 | a7812ae4 | pbrook | [0xb6] = gen_helper_movq, /* pfrcpit2 */ |
3004 | a7812ae4 | pbrook | [0xb7] = gen_helper_pmulhrw_mmx,
|
3005 | a7812ae4 | pbrook | [0xbb] = gen_helper_pswapd,
|
3006 | a7812ae4 | pbrook | [0xbf] = gen_helper_pavgb_mmx /* pavgusb */ |
3007 | a35f3ec7 | aurel32 | }; |
3008 | a35f3ec7 | aurel32 | |
3009 | 222a3336 | balrog | struct sse_op_helper_s {
|
3010 | 222a3336 | balrog | void *op[2]; uint32_t ext_mask; |
3011 | 222a3336 | balrog | }; |
3012 | 222a3336 | balrog | #define SSSE3_OP(x) { MMX_OP2(x), CPUID_EXT_SSSE3 }
|
3013 | a7812ae4 | pbrook | #define SSE41_OP(x) { { NULL, gen_helper_ ## x ## _xmm }, CPUID_EXT_SSE41 } |
3014 | a7812ae4 | pbrook | #define SSE42_OP(x) { { NULL, gen_helper_ ## x ## _xmm }, CPUID_EXT_SSE42 } |
3015 | 222a3336 | balrog | #define SSE41_SPECIAL { { NULL, SSE_SPECIAL }, CPUID_EXT_SSE41 } |
3016 | 222a3336 | balrog | static struct sse_op_helper_s sse_op_table6[256] = { |
3017 | 222a3336 | balrog | [0x00] = SSSE3_OP(pshufb),
|
3018 | 222a3336 | balrog | [0x01] = SSSE3_OP(phaddw),
|
3019 | 222a3336 | balrog | [0x02] = SSSE3_OP(phaddd),
|
3020 | 222a3336 | balrog | [0x03] = SSSE3_OP(phaddsw),
|
3021 | 222a3336 | balrog | [0x04] = SSSE3_OP(pmaddubsw),
|
3022 | 222a3336 | balrog | [0x05] = SSSE3_OP(phsubw),
|
3023 | 222a3336 | balrog | [0x06] = SSSE3_OP(phsubd),
|
3024 | 222a3336 | balrog | [0x07] = SSSE3_OP(phsubsw),
|
3025 | 222a3336 | balrog | [0x08] = SSSE3_OP(psignb),
|
3026 | 222a3336 | balrog | [0x09] = SSSE3_OP(psignw),
|
3027 | 222a3336 | balrog | [0x0a] = SSSE3_OP(psignd),
|
3028 | 222a3336 | balrog | [0x0b] = SSSE3_OP(pmulhrsw),
|
3029 | 222a3336 | balrog | [0x10] = SSE41_OP(pblendvb),
|
3030 | 222a3336 | balrog | [0x14] = SSE41_OP(blendvps),
|
3031 | 222a3336 | balrog | [0x15] = SSE41_OP(blendvpd),
|
3032 | 222a3336 | balrog | [0x17] = SSE41_OP(ptest),
|
3033 | 222a3336 | balrog | [0x1c] = SSSE3_OP(pabsb),
|
3034 | 222a3336 | balrog | [0x1d] = SSSE3_OP(pabsw),
|
3035 | 222a3336 | balrog | [0x1e] = SSSE3_OP(pabsd),
|
3036 | 222a3336 | balrog | [0x20] = SSE41_OP(pmovsxbw),
|
3037 | 222a3336 | balrog | [0x21] = SSE41_OP(pmovsxbd),
|
3038 | 222a3336 | balrog | [0x22] = SSE41_OP(pmovsxbq),
|
3039 | 222a3336 | balrog | [0x23] = SSE41_OP(pmovsxwd),
|
3040 | 222a3336 | balrog | [0x24] = SSE41_OP(pmovsxwq),
|
3041 | 222a3336 | balrog | [0x25] = SSE41_OP(pmovsxdq),
|
3042 | 222a3336 | balrog | [0x28] = SSE41_OP(pmuldq),
|
3043 | 222a3336 | balrog | [0x29] = SSE41_OP(pcmpeqq),
|
3044 | 222a3336 | balrog | [0x2a] = SSE41_SPECIAL, /* movntqda */ |
3045 | 222a3336 | balrog | [0x2b] = SSE41_OP(packusdw),
|
3046 | 222a3336 | balrog | [0x30] = SSE41_OP(pmovzxbw),
|
3047 | 222a3336 | balrog | [0x31] = SSE41_OP(pmovzxbd),
|
3048 | 222a3336 | balrog | [0x32] = SSE41_OP(pmovzxbq),
|
3049 | 222a3336 | balrog | [0x33] = SSE41_OP(pmovzxwd),
|
3050 | 222a3336 | balrog | [0x34] = SSE41_OP(pmovzxwq),
|
3051 | 222a3336 | balrog | [0x35] = SSE41_OP(pmovzxdq),
|
3052 | 222a3336 | balrog | [0x37] = SSE42_OP(pcmpgtq),
|
3053 | 222a3336 | balrog | [0x38] = SSE41_OP(pminsb),
|
3054 | 222a3336 | balrog | [0x39] = SSE41_OP(pminsd),
|
3055 | 222a3336 | balrog | [0x3a] = SSE41_OP(pminuw),
|
3056 | 222a3336 | balrog | [0x3b] = SSE41_OP(pminud),
|
3057 | 222a3336 | balrog | [0x3c] = SSE41_OP(pmaxsb),
|
3058 | 222a3336 | balrog | [0x3d] = SSE41_OP(pmaxsd),
|
3059 | 222a3336 | balrog | [0x3e] = SSE41_OP(pmaxuw),
|
3060 | 222a3336 | balrog | [0x3f] = SSE41_OP(pmaxud),
|
3061 | 222a3336 | balrog | [0x40] = SSE41_OP(pmulld),
|
3062 | 222a3336 | balrog | [0x41] = SSE41_OP(phminposuw),
|
3063 | 4242b1bd | balrog | }; |
3064 | 4242b1bd | balrog | |
3065 | 222a3336 | balrog | static struct sse_op_helper_s sse_op_table7[256] = { |
3066 | 222a3336 | balrog | [0x08] = SSE41_OP(roundps),
|
3067 | 222a3336 | balrog | [0x09] = SSE41_OP(roundpd),
|
3068 | 222a3336 | balrog | [0x0a] = SSE41_OP(roundss),
|
3069 | 222a3336 | balrog | [0x0b] = SSE41_OP(roundsd),
|
3070 | 222a3336 | balrog | [0x0c] = SSE41_OP(blendps),
|
3071 | 222a3336 | balrog | [0x0d] = SSE41_OP(blendpd),
|
3072 | 222a3336 | balrog | [0x0e] = SSE41_OP(pblendw),
|
3073 | 222a3336 | balrog | [0x0f] = SSSE3_OP(palignr),
|
3074 | 222a3336 | balrog | [0x14] = SSE41_SPECIAL, /* pextrb */ |
3075 | 222a3336 | balrog | [0x15] = SSE41_SPECIAL, /* pextrw */ |
3076 | 222a3336 | balrog | [0x16] = SSE41_SPECIAL, /* pextrd/pextrq */ |
3077 | 222a3336 | balrog | [0x17] = SSE41_SPECIAL, /* extractps */ |
3078 | 222a3336 | balrog | [0x20] = SSE41_SPECIAL, /* pinsrb */ |
3079 | 222a3336 | balrog | [0x21] = SSE41_SPECIAL, /* insertps */ |
3080 | 222a3336 | balrog | [0x22] = SSE41_SPECIAL, /* pinsrd/pinsrq */ |
3081 | 222a3336 | balrog | [0x40] = SSE41_OP(dpps),
|
3082 | 222a3336 | balrog | [0x41] = SSE41_OP(dppd),
|
3083 | 222a3336 | balrog | [0x42] = SSE41_OP(mpsadbw),
|
3084 | 222a3336 | balrog | [0x60] = SSE42_OP(pcmpestrm),
|
3085 | 222a3336 | balrog | [0x61] = SSE42_OP(pcmpestri),
|
3086 | 222a3336 | balrog | [0x62] = SSE42_OP(pcmpistrm),
|
3087 | 222a3336 | balrog | [0x63] = SSE42_OP(pcmpistri),
|
3088 | 4242b1bd | balrog | }; |
3089 | 4242b1bd | balrog | |
3090 | 664e0f19 | bellard | static void gen_sse(DisasContext *s, int b, target_ulong pc_start, int rex_r) |
3091 | 664e0f19 | bellard | { |
3092 | 664e0f19 | bellard | int b1, op1_offset, op2_offset, is_xmm, val, ot;
|
3093 | 664e0f19 | bellard | int modrm, mod, rm, reg, reg_addr, offset_addr;
|
3094 | 5af45186 | bellard | void *sse_op2;
|
3095 | 664e0f19 | bellard | |
3096 | 664e0f19 | bellard | b &= 0xff;
|
3097 | 5fafdf24 | ths | if (s->prefix & PREFIX_DATA)
|
3098 | 664e0f19 | bellard | b1 = 1;
|
3099 | 5fafdf24 | ths | else if (s->prefix & PREFIX_REPZ) |
3100 | 664e0f19 | bellard | b1 = 2;
|
3101 | 5fafdf24 | ths | else if (s->prefix & PREFIX_REPNZ) |
3102 | 664e0f19 | bellard | b1 = 3;
|
3103 | 664e0f19 | bellard | else
|
3104 | 664e0f19 | bellard | b1 = 0;
|
3105 | 664e0f19 | bellard | sse_op2 = sse_op_table1[b][b1]; |
3106 | 5fafdf24 | ths | if (!sse_op2)
|
3107 | 664e0f19 | bellard | goto illegal_op;
|
3108 | a35f3ec7 | aurel32 | if ((b <= 0x5f && b >= 0x10) || b == 0xc6 || b == 0xc2) { |
3109 | 664e0f19 | bellard | is_xmm = 1;
|
3110 | 664e0f19 | bellard | } else {
|
3111 | 664e0f19 | bellard | if (b1 == 0) { |
3112 | 664e0f19 | bellard | /* MMX case */
|
3113 | 664e0f19 | bellard | is_xmm = 0;
|
3114 | 664e0f19 | bellard | } else {
|
3115 | 664e0f19 | bellard | is_xmm = 1;
|
3116 | 664e0f19 | bellard | } |
3117 | 664e0f19 | bellard | } |
3118 | 664e0f19 | bellard | /* simple MMX/SSE operation */
|
3119 | 664e0f19 | bellard | if (s->flags & HF_TS_MASK) {
|
3120 | 664e0f19 | bellard | gen_exception(s, EXCP07_PREX, pc_start - s->cs_base); |
3121 | 664e0f19 | bellard | return;
|
3122 | 664e0f19 | bellard | } |
3123 | 664e0f19 | bellard | if (s->flags & HF_EM_MASK) {
|
3124 | 664e0f19 | bellard | illegal_op:
|
3125 | 664e0f19 | bellard | gen_exception(s, EXCP06_ILLOP, pc_start - s->cs_base); |
3126 | 664e0f19 | bellard | return;
|
3127 | 664e0f19 | bellard | } |
3128 | 664e0f19 | bellard | if (is_xmm && !(s->flags & HF_OSFXSR_MASK))
|
3129 | 4242b1bd | balrog | if ((b != 0x38 && b != 0x3a) || (s->prefix & PREFIX_DATA)) |
3130 | 4242b1bd | balrog | goto illegal_op;
|
3131 | e771edab | aurel32 | if (b == 0x0e) { |
3132 | e771edab | aurel32 | if (!(s->cpuid_ext2_features & CPUID_EXT2_3DNOW))
|
3133 | e771edab | aurel32 | goto illegal_op;
|
3134 | e771edab | aurel32 | /* femms */
|
3135 | a7812ae4 | pbrook | gen_helper_emms(); |
3136 | e771edab | aurel32 | return;
|
3137 | e771edab | aurel32 | } |
3138 | e771edab | aurel32 | if (b == 0x77) { |
3139 | e771edab | aurel32 | /* emms */
|
3140 | a7812ae4 | pbrook | gen_helper_emms(); |
3141 | 664e0f19 | bellard | return;
|
3142 | 664e0f19 | bellard | } |
3143 | 664e0f19 | bellard | /* prepare MMX state (XXX: optimize by storing fptt and fptags in
|
3144 | 664e0f19 | bellard | the static cpu state) */
|
3145 | 664e0f19 | bellard | if (!is_xmm) {
|
3146 | a7812ae4 | pbrook | gen_helper_enter_mmx(); |
3147 | 664e0f19 | bellard | } |
3148 | 664e0f19 | bellard | |
3149 | 664e0f19 | bellard | modrm = ldub_code(s->pc++); |
3150 | 664e0f19 | bellard | reg = ((modrm >> 3) & 7); |
3151 | 664e0f19 | bellard | if (is_xmm)
|
3152 | 664e0f19 | bellard | reg |= rex_r; |
3153 | 664e0f19 | bellard | mod = (modrm >> 6) & 3; |
3154 | 664e0f19 | bellard | if (sse_op2 == SSE_SPECIAL) {
|
3155 | 664e0f19 | bellard | b |= (b1 << 8);
|
3156 | 664e0f19 | bellard | switch(b) {
|
3157 | 664e0f19 | bellard | case 0x0e7: /* movntq */ |
3158 | 5fafdf24 | ths | if (mod == 3) |
3159 | 664e0f19 | bellard | goto illegal_op;
|
3160 | 664e0f19 | bellard | gen_lea_modrm(s, modrm, ®_addr, &offset_addr); |
3161 | 8686c490 | bellard | gen_stq_env_A0(s->mem_index, offsetof(CPUX86State,fpregs[reg].mmx)); |
3162 | 664e0f19 | bellard | break;
|
3163 | 664e0f19 | bellard | case 0x1e7: /* movntdq */ |
3164 | 664e0f19 | bellard | case 0x02b: /* movntps */ |
3165 | 664e0f19 | bellard | case 0x12b: /* movntps */ |
3166 | 2e21e749 | TeLeMan | if (mod == 3) |
3167 | 2e21e749 | TeLeMan | goto illegal_op;
|
3168 | 2e21e749 | TeLeMan | gen_lea_modrm(s, modrm, ®_addr, &offset_addr); |
3169 | 2e21e749 | TeLeMan | gen_sto_env_A0(s->mem_index, offsetof(CPUX86State,xmm_regs[reg])); |
3170 | 2e21e749 | TeLeMan | break;
|
3171 | 465e9838 | bellard | case 0x3f0: /* lddqu */ |
3172 | 465e9838 | bellard | if (mod == 3) |
3173 | 664e0f19 | bellard | goto illegal_op;
|
3174 | 664e0f19 | bellard | gen_lea_modrm(s, modrm, ®_addr, &offset_addr); |
3175 | c2254920 | Aurelien Jarno | gen_ldo_env_A0(s->mem_index, offsetof(CPUX86State,xmm_regs[reg])); |
3176 | 664e0f19 | bellard | break;
|
3177 | d9f4bb27 | Andre Przywara | case 0x22b: /* movntss */ |
3178 | d9f4bb27 | Andre Przywara | case 0x32b: /* movntsd */ |
3179 | d9f4bb27 | Andre Przywara | if (mod == 3) |
3180 | d9f4bb27 | Andre Przywara | goto illegal_op;
|
3181 | d9f4bb27 | Andre Przywara | gen_lea_modrm(s, modrm, ®_addr, &offset_addr); |
3182 | d9f4bb27 | Andre Przywara | if (b1 & 1) { |
3183 | d9f4bb27 | Andre Przywara | gen_stq_env_A0(s->mem_index, offsetof(CPUX86State, |
3184 | d9f4bb27 | Andre Przywara | xmm_regs[reg])); |
3185 | d9f4bb27 | Andre Przywara | } else {
|
3186 | d9f4bb27 | Andre Przywara | tcg_gen_ld32u_tl(cpu_T[0], cpu_env, offsetof(CPUX86State,
|
3187 | d9f4bb27 | Andre Przywara | xmm_regs[reg].XMM_L(0)));
|
3188 | d9f4bb27 | Andre Przywara | gen_op_st_T0_A0(OT_LONG + s->mem_index); |
3189 | d9f4bb27 | Andre Przywara | } |
3190 | d9f4bb27 | Andre Przywara | break;
|
3191 | 664e0f19 | bellard | case 0x6e: /* movd mm, ea */ |
3192 | dabd98dd | bellard | #ifdef TARGET_X86_64
|
3193 | dabd98dd | bellard | if (s->dflag == 2) { |
3194 | dabd98dd | bellard | gen_ldst_modrm(s, modrm, OT_QUAD, OR_TMP0, 0);
|
3195 | 5af45186 | bellard | tcg_gen_st_tl(cpu_T[0], cpu_env, offsetof(CPUX86State,fpregs[reg].mmx));
|
3196 | 5fafdf24 | ths | } else
|
3197 | dabd98dd | bellard | #endif
|
3198 | dabd98dd | bellard | { |
3199 | dabd98dd | bellard | gen_ldst_modrm(s, modrm, OT_LONG, OR_TMP0, 0);
|
3200 | 5af45186 | bellard | tcg_gen_addi_ptr(cpu_ptr0, cpu_env, |
3201 | 5af45186 | bellard | offsetof(CPUX86State,fpregs[reg].mmx)); |
3202 | a7812ae4 | pbrook | tcg_gen_trunc_tl_i32(cpu_tmp2_i32, cpu_T[0]);
|
3203 | a7812ae4 | pbrook | gen_helper_movl_mm_T0_mmx(cpu_ptr0, cpu_tmp2_i32); |
3204 | dabd98dd | bellard | } |
3205 | 664e0f19 | bellard | break;
|
3206 | 664e0f19 | bellard | case 0x16e: /* movd xmm, ea */ |
3207 | dabd98dd | bellard | #ifdef TARGET_X86_64
|
3208 | dabd98dd | bellard | if (s->dflag == 2) { |
3209 | dabd98dd | bellard | gen_ldst_modrm(s, modrm, OT_QUAD, OR_TMP0, 0);
|
3210 | 5af45186 | bellard | tcg_gen_addi_ptr(cpu_ptr0, cpu_env, |
3211 | 5af45186 | bellard | offsetof(CPUX86State,xmm_regs[reg])); |
3212 | a7812ae4 | pbrook | gen_helper_movq_mm_T0_xmm(cpu_ptr0, cpu_T[0]);
|
3213 | 5fafdf24 | ths | } else
|
3214 | dabd98dd | bellard | #endif
|
3215 | dabd98dd | bellard | { |
3216 | dabd98dd | bellard | gen_ldst_modrm(s, modrm, OT_LONG, OR_TMP0, 0);
|
3217 | 5af45186 | bellard | tcg_gen_addi_ptr(cpu_ptr0, cpu_env, |
3218 | 5af45186 | bellard | offsetof(CPUX86State,xmm_regs[reg])); |
3219 | b6abf97d | bellard | tcg_gen_trunc_tl_i32(cpu_tmp2_i32, cpu_T[0]);
|
3220 | a7812ae4 | pbrook | gen_helper_movl_mm_T0_xmm(cpu_ptr0, cpu_tmp2_i32); |
3221 | dabd98dd | bellard | } |
3222 | 664e0f19 | bellard | break;
|
3223 | 664e0f19 | bellard | case 0x6f: /* movq mm, ea */ |
3224 | 664e0f19 | bellard | if (mod != 3) { |
3225 | 664e0f19 | bellard | gen_lea_modrm(s, modrm, ®_addr, &offset_addr); |
3226 | 8686c490 | bellard | gen_ldq_env_A0(s->mem_index, offsetof(CPUX86State,fpregs[reg].mmx)); |
3227 | 664e0f19 | bellard | } else {
|
3228 | 664e0f19 | bellard | rm = (modrm & 7);
|
3229 | b6abf97d | bellard | tcg_gen_ld_i64(cpu_tmp1_i64, cpu_env, |
3230 | 5af45186 | bellard | offsetof(CPUX86State,fpregs[rm].mmx)); |
3231 | b6abf97d | bellard | tcg_gen_st_i64(cpu_tmp1_i64, cpu_env, |
3232 | 5af45186 | bellard | offsetof(CPUX86State,fpregs[reg].mmx)); |
3233 | 664e0f19 | bellard | } |
3234 | 664e0f19 | bellard | break;
|
3235 | 664e0f19 | bellard | case 0x010: /* movups */ |
3236 | 664e0f19 | bellard | case 0x110: /* movupd */ |
3237 | 664e0f19 | bellard | case 0x028: /* movaps */ |
3238 | 664e0f19 | bellard | case 0x128: /* movapd */ |
3239 | 664e0f19 | bellard | case 0x16f: /* movdqa xmm, ea */ |
3240 | 664e0f19 | bellard | case 0x26f: /* movdqu xmm, ea */ |
3241 | 664e0f19 | bellard | if (mod != 3) { |
3242 | 664e0f19 | bellard | gen_lea_modrm(s, modrm, ®_addr, &offset_addr); |
3243 | 8686c490 | bellard | gen_ldo_env_A0(s->mem_index, offsetof(CPUX86State,xmm_regs[reg])); |
3244 | 664e0f19 | bellard | } else {
|
3245 | 664e0f19 | bellard | rm = (modrm & 7) | REX_B(s);
|
3246 | 664e0f19 | bellard | gen_op_movo(offsetof(CPUX86State,xmm_regs[reg]), |
3247 | 664e0f19 | bellard | offsetof(CPUX86State,xmm_regs[rm])); |
3248 | 664e0f19 | bellard | } |
3249 | 664e0f19 | bellard | break;
|
3250 | 664e0f19 | bellard | case 0x210: /* movss xmm, ea */ |
3251 | 664e0f19 | bellard | if (mod != 3) { |
3252 | 664e0f19 | bellard | gen_lea_modrm(s, modrm, ®_addr, &offset_addr); |
3253 | 57fec1fe | bellard | gen_op_ld_T0_A0(OT_LONG + s->mem_index); |
3254 | 651ba608 | bellard | tcg_gen_st32_tl(cpu_T[0], cpu_env, offsetof(CPUX86State,xmm_regs[reg].XMM_L(0))); |
3255 | 664e0f19 | bellard | gen_op_movl_T0_0(); |
3256 | 651ba608 | bellard | tcg_gen_st32_tl(cpu_T[0], cpu_env, offsetof(CPUX86State,xmm_regs[reg].XMM_L(1))); |
3257 | 651ba608 | bellard | tcg_gen_st32_tl(cpu_T[0], cpu_env, offsetof(CPUX86State,xmm_regs[reg].XMM_L(2))); |
3258 | 651ba608 | bellard | tcg_gen_st32_tl(cpu_T[0], cpu_env, offsetof(CPUX86State,xmm_regs[reg].XMM_L(3))); |
3259 | 664e0f19 | bellard | } else {
|
3260 | 664e0f19 | bellard | rm = (modrm & 7) | REX_B(s);
|
3261 | 664e0f19 | bellard | gen_op_movl(offsetof(CPUX86State,xmm_regs[reg].XMM_L(0)),
|
3262 | 664e0f19 | bellard | offsetof(CPUX86State,xmm_regs[rm].XMM_L(0)));
|
3263 | 664e0f19 | bellard | } |
3264 | 664e0f19 | bellard | break;
|
3265 | 664e0f19 | bellard | case 0x310: /* movsd xmm, ea */ |
3266 | 664e0f19 | bellard | if (mod != 3) { |
3267 | 664e0f19 | bellard | gen_lea_modrm(s, modrm, ®_addr, &offset_addr); |
3268 | 8686c490 | bellard | gen_ldq_env_A0(s->mem_index, offsetof(CPUX86State,xmm_regs[reg].XMM_Q(0)));
|
3269 | 664e0f19 | bellard | gen_op_movl_T0_0(); |
3270 | 651ba608 | bellard | tcg_gen_st32_tl(cpu_T[0], cpu_env, offsetof(CPUX86State,xmm_regs[reg].XMM_L(2))); |
3271 | 651ba608 | bellard | tcg_gen_st32_tl(cpu_T[0], cpu_env, offsetof(CPUX86State,xmm_regs[reg].XMM_L(3))); |
3272 | 664e0f19 | bellard | } else {
|
3273 | 664e0f19 | bellard | rm = (modrm & 7) | REX_B(s);
|
3274 | 664e0f19 | bellard | gen_op_movq(offsetof(CPUX86State,xmm_regs[reg].XMM_Q(0)),
|
3275 | 664e0f19 | bellard | offsetof(CPUX86State,xmm_regs[rm].XMM_Q(0)));
|
3276 | 664e0f19 | bellard | } |
3277 | 664e0f19 | bellard | break;
|
3278 | 664e0f19 | bellard | case 0x012: /* movlps */ |
3279 | 664e0f19 | bellard | case 0x112: /* movlpd */ |
3280 | 664e0f19 | bellard | if (mod != 3) { |
3281 | 664e0f19 | bellard | gen_lea_modrm(s, modrm, ®_addr, &offset_addr); |
3282 | 8686c490 | bellard | gen_ldq_env_A0(s->mem_index, offsetof(CPUX86State,xmm_regs[reg].XMM_Q(0)));
|
3283 | 664e0f19 | bellard | } else {
|
3284 | 664e0f19 | bellard | /* movhlps */
|
3285 | 664e0f19 | bellard | rm = (modrm & 7) | REX_B(s);
|
3286 | 664e0f19 | bellard | gen_op_movq(offsetof(CPUX86State,xmm_regs[reg].XMM_Q(0)),
|
3287 | 664e0f19 | bellard | offsetof(CPUX86State,xmm_regs[rm].XMM_Q(1)));
|
3288 | 664e0f19 | bellard | } |
3289 | 664e0f19 | bellard | break;
|
3290 | 465e9838 | bellard | case 0x212: /* movsldup */ |
3291 | 465e9838 | bellard | if (mod != 3) { |
3292 | 465e9838 | bellard | gen_lea_modrm(s, modrm, ®_addr, &offset_addr); |
3293 | 8686c490 | bellard | gen_ldo_env_A0(s->mem_index, offsetof(CPUX86State,xmm_regs[reg])); |
3294 | 465e9838 | bellard | } else {
|
3295 | 465e9838 | bellard | rm = (modrm & 7) | REX_B(s);
|
3296 | 465e9838 | bellard | gen_op_movl(offsetof(CPUX86State,xmm_regs[reg].XMM_L(0)),
|
3297 | 465e9838 | bellard | offsetof(CPUX86State,xmm_regs[rm].XMM_L(0)));
|
3298 | 465e9838 | bellard | gen_op_movl(offsetof(CPUX86State,xmm_regs[reg].XMM_L(2)),
|
3299 | 465e9838 | bellard | offsetof(CPUX86State,xmm_regs[rm].XMM_L(2)));
|
3300 | 465e9838 | bellard | } |
3301 | 465e9838 | bellard | gen_op_movl(offsetof(CPUX86State,xmm_regs[reg].XMM_L(1)),
|
3302 | 465e9838 | bellard | offsetof(CPUX86State,xmm_regs[reg].XMM_L(0)));
|
3303 | 465e9838 | bellard | gen_op_movl(offsetof(CPUX86State,xmm_regs[reg].XMM_L(3)),
|
3304 | 465e9838 | bellard | offsetof(CPUX86State,xmm_regs[reg].XMM_L(2)));
|
3305 | 465e9838 | bellard | break;
|
3306 | 465e9838 | bellard | case 0x312: /* movddup */ |
3307 | 465e9838 | bellard | if (mod != 3) { |
3308 | 465e9838 | bellard | gen_lea_modrm(s, modrm, ®_addr, &offset_addr); |
3309 | 8686c490 | bellard | gen_ldq_env_A0(s->mem_index, offsetof(CPUX86State,xmm_regs[reg].XMM_Q(0)));
|
3310 | 465e9838 | bellard | } else {
|
3311 | 465e9838 | bellard | rm = (modrm & 7) | REX_B(s);
|
3312 | 465e9838 | bellard | gen_op_movq(offsetof(CPUX86State,xmm_regs[reg].XMM_Q(0)),
|
3313 | 465e9838 | bellard | offsetof(CPUX86State,xmm_regs[rm].XMM_Q(0)));
|
3314 | 465e9838 | bellard | } |
3315 | 465e9838 | bellard | gen_op_movq(offsetof(CPUX86State,xmm_regs[reg].XMM_Q(1)),
|
3316 | ba6526df | bellard | offsetof(CPUX86State,xmm_regs[reg].XMM_Q(0)));
|
3317 | 465e9838 | bellard | break;
|
3318 | 664e0f19 | bellard | case 0x016: /* movhps */ |
3319 | 664e0f19 | bellard | case 0x116: /* movhpd */ |
3320 | 664e0f19 | bellard | if (mod != 3) { |
3321 | 664e0f19 | bellard | gen_lea_modrm(s, modrm, ®_addr, &offset_addr); |
3322 | 8686c490 | bellard | gen_ldq_env_A0(s->mem_index, offsetof(CPUX86State,xmm_regs[reg].XMM_Q(1)));
|
3323 | 664e0f19 | bellard | } else {
|
3324 | 664e0f19 | bellard | /* movlhps */
|
3325 | 664e0f19 | bellard | rm = (modrm & 7) | REX_B(s);
|
3326 | 664e0f19 | bellard | gen_op_movq(offsetof(CPUX86State,xmm_regs[reg].XMM_Q(1)),
|
3327 | 664e0f19 | bellard | offsetof(CPUX86State,xmm_regs[rm].XMM_Q(0)));
|
3328 | 664e0f19 | bellard | } |
3329 | 664e0f19 | bellard | break;
|
3330 | 664e0f19 | bellard | case 0x216: /* movshdup */ |
3331 | 664e0f19 | bellard | if (mod != 3) { |
3332 | 664e0f19 | bellard | gen_lea_modrm(s, modrm, ®_addr, &offset_addr); |
3333 | 8686c490 | bellard | gen_ldo_env_A0(s->mem_index, offsetof(CPUX86State,xmm_regs[reg])); |
3334 | 664e0f19 | bellard | } else {
|
3335 | 664e0f19 | bellard | rm = (modrm & 7) | REX_B(s);
|
3336 | 664e0f19 | bellard | gen_op_movl(offsetof(CPUX86State,xmm_regs[reg].XMM_L(1)),
|
3337 | 664e0f19 | bellard | offsetof(CPUX86State,xmm_regs[rm].XMM_L(1)));
|
3338 | 664e0f19 | bellard | gen_op_movl(offsetof(CPUX86State,xmm_regs[reg].XMM_L(3)),
|
3339 | 664e0f19 | bellard | offsetof(CPUX86State,xmm_regs[rm].XMM_L(3)));
|
3340 | 664e0f19 | bellard | } |
3341 | 664e0f19 | bellard | gen_op_movl(offsetof(CPUX86State,xmm_regs[reg].XMM_L(0)),
|
3342 | 664e0f19 | bellard | offsetof(CPUX86State,xmm_regs[reg].XMM_L(1)));
|
3343 | 664e0f19 | bellard | gen_op_movl(offsetof(CPUX86State,xmm_regs[reg].XMM_L(2)),
|
3344 | 664e0f19 | bellard | offsetof(CPUX86State,xmm_regs[reg].XMM_L(3)));
|
3345 | 664e0f19 | bellard | break;
|
3346 | d9f4bb27 | Andre Przywara | case 0x178: |
3347 | d9f4bb27 | Andre Przywara | case 0x378: |
3348 | d9f4bb27 | Andre Przywara | { |
3349 | d9f4bb27 | Andre Przywara | int bit_index, field_length;
|
3350 | d9f4bb27 | Andre Przywara | |
3351 | d9f4bb27 | Andre Przywara | if (b1 == 1 && reg != 0) |
3352 | d9f4bb27 | Andre Przywara | goto illegal_op;
|
3353 | d9f4bb27 | Andre Przywara | field_length = ldub_code(s->pc++) & 0x3F;
|
3354 | d9f4bb27 | Andre Przywara | bit_index = ldub_code(s->pc++) & 0x3F;
|
3355 | d9f4bb27 | Andre Przywara | tcg_gen_addi_ptr(cpu_ptr0, cpu_env, |
3356 | d9f4bb27 | Andre Przywara | offsetof(CPUX86State,xmm_regs[reg])); |
3357 | d9f4bb27 | Andre Przywara | if (b1 == 1) |
3358 | d9f4bb27 | Andre Przywara | gen_helper_extrq_i(cpu_ptr0, tcg_const_i32(bit_index), |
3359 | d9f4bb27 | Andre Przywara | tcg_const_i32(field_length)); |
3360 | d9f4bb27 | Andre Przywara | else
|
3361 | d9f4bb27 | Andre Przywara | gen_helper_insertq_i(cpu_ptr0, tcg_const_i32(bit_index), |
3362 | d9f4bb27 | Andre Przywara | tcg_const_i32(field_length)); |
3363 | d9f4bb27 | Andre Przywara | } |
3364 | d9f4bb27 | Andre Przywara | break;
|
3365 | 664e0f19 | bellard | case 0x7e: /* movd ea, mm */ |
3366 | dabd98dd | bellard | #ifdef TARGET_X86_64
|
3367 | dabd98dd | bellard | if (s->dflag == 2) { |
3368 | 5af45186 | bellard | tcg_gen_ld_i64(cpu_T[0], cpu_env,
|
3369 | 5af45186 | bellard | offsetof(CPUX86State,fpregs[reg].mmx)); |
3370 | dabd98dd | bellard | gen_ldst_modrm(s, modrm, OT_QUAD, OR_TMP0, 1);
|
3371 | 5fafdf24 | ths | } else
|
3372 | dabd98dd | bellard | #endif
|
3373 | dabd98dd | bellard | { |
3374 | 5af45186 | bellard | tcg_gen_ld32u_tl(cpu_T[0], cpu_env,
|
3375 | 5af45186 | bellard | offsetof(CPUX86State,fpregs[reg].mmx.MMX_L(0)));
|
3376 | dabd98dd | bellard | gen_ldst_modrm(s, modrm, OT_LONG, OR_TMP0, 1);
|
3377 | dabd98dd | bellard | } |
3378 | 664e0f19 | bellard | break;
|
3379 | 664e0f19 | bellard | case 0x17e: /* movd ea, xmm */ |
3380 | dabd98dd | bellard | #ifdef TARGET_X86_64
|
3381 | dabd98dd | bellard | if (s->dflag == 2) { |
3382 | 5af45186 | bellard | tcg_gen_ld_i64(cpu_T[0], cpu_env,
|
3383 | 5af45186 | bellard | offsetof(CPUX86State,xmm_regs[reg].XMM_Q(0)));
|
3384 | dabd98dd | bellard | gen_ldst_modrm(s, modrm, OT_QUAD, OR_TMP0, 1);
|
3385 | 5fafdf24 | ths | } else
|
3386 | dabd98dd | bellard | #endif
|
3387 | dabd98dd | bellard | { |
3388 | 5af45186 | bellard | tcg_gen_ld32u_tl(cpu_T[0], cpu_env,
|
3389 | 5af45186 | bellard | offsetof(CPUX86State,xmm_regs[reg].XMM_L(0)));
|
3390 | dabd98dd | bellard | gen_ldst_modrm(s, modrm, OT_LONG, OR_TMP0, 1);
|
3391 | dabd98dd | bellard | } |
3392 | 664e0f19 | bellard | break;
|
3393 | 664e0f19 | bellard | case 0x27e: /* movq xmm, ea */ |
3394 | 664e0f19 | bellard | if (mod != 3) { |
3395 | 664e0f19 | bellard | gen_lea_modrm(s, modrm, ®_addr, &offset_addr); |
3396 | 8686c490 | bellard | gen_ldq_env_A0(s->mem_index, offsetof(CPUX86State,xmm_regs[reg].XMM_Q(0)));
|
3397 | 664e0f19 | bellard | } else {
|
3398 | 664e0f19 | bellard | rm = (modrm & 7) | REX_B(s);
|
3399 | 664e0f19 | bellard | gen_op_movq(offsetof(CPUX86State,xmm_regs[reg].XMM_Q(0)),
|
3400 | 664e0f19 | bellard | offsetof(CPUX86State,xmm_regs[rm].XMM_Q(0)));
|
3401 | 664e0f19 | bellard | } |
3402 | 664e0f19 | bellard | gen_op_movq_env_0(offsetof(CPUX86State,xmm_regs[reg].XMM_Q(1)));
|
3403 | 664e0f19 | bellard | break;
|
3404 | 664e0f19 | bellard | case 0x7f: /* movq ea, mm */ |
3405 | 664e0f19 | bellard | if (mod != 3) { |
3406 | 664e0f19 | bellard | gen_lea_modrm(s, modrm, ®_addr, &offset_addr); |
3407 | 8686c490 | bellard | gen_stq_env_A0(s->mem_index, offsetof(CPUX86State,fpregs[reg].mmx)); |
3408 | 664e0f19 | bellard | } else {
|
3409 | 664e0f19 | bellard | rm = (modrm & 7);
|
3410 | 664e0f19 | bellard | gen_op_movq(offsetof(CPUX86State,fpregs[rm].mmx), |
3411 | 664e0f19 | bellard | offsetof(CPUX86State,fpregs[reg].mmx)); |
3412 | 664e0f19 | bellard | } |
3413 | 664e0f19 | bellard | break;
|
3414 | 664e0f19 | bellard | case 0x011: /* movups */ |
3415 | 664e0f19 | bellard | case 0x111: /* movupd */ |
3416 | 664e0f19 | bellard | case 0x029: /* movaps */ |
3417 | 664e0f19 | bellard | case 0x129: /* movapd */ |
3418 | 664e0f19 | bellard | case 0x17f: /* movdqa ea, xmm */ |
3419 | 664e0f19 | bellard | case 0x27f: /* movdqu ea, xmm */ |
3420 | 664e0f19 | bellard | if (mod != 3) { |
3421 | 664e0f19 | bellard | gen_lea_modrm(s, modrm, ®_addr, &offset_addr); |
3422 | 8686c490 | bellard | gen_sto_env_A0(s->mem_index, offsetof(CPUX86State,xmm_regs[reg])); |
3423 | 664e0f19 | bellard | } else {
|
3424 | 664e0f19 | bellard | rm = (modrm & 7) | REX_B(s);
|
3425 | 664e0f19 | bellard | gen_op_movo(offsetof(CPUX86State,xmm_regs[rm]), |
3426 | 664e0f19 | bellard | offsetof(CPUX86State,xmm_regs[reg])); |
3427 | 664e0f19 | bellard | } |
3428 | 664e0f19 | bellard | break;
|
3429 | 664e0f19 | bellard | case 0x211: /* movss ea, xmm */ |
3430 | 664e0f19 | bellard | if (mod != 3) { |
3431 | 664e0f19 | bellard | gen_lea_modrm(s, modrm, ®_addr, &offset_addr); |
3432 | 651ba608 | bellard | tcg_gen_ld32u_tl(cpu_T[0], cpu_env, offsetof(CPUX86State,xmm_regs[reg].XMM_L(0))); |
3433 | 57fec1fe | bellard | gen_op_st_T0_A0(OT_LONG + s->mem_index); |
3434 | 664e0f19 | bellard | } else {
|
3435 | 664e0f19 | bellard | rm = (modrm & 7) | REX_B(s);
|
3436 | 664e0f19 | bellard | gen_op_movl(offsetof(CPUX86State,xmm_regs[rm].XMM_L(0)),
|
3437 | 664e0f19 | bellard | offsetof(CPUX86State,xmm_regs[reg].XMM_L(0)));
|
3438 | 664e0f19 | bellard | } |
3439 | 664e0f19 | bellard | break;
|
3440 | 664e0f19 | bellard | case 0x311: /* movsd ea, xmm */ |
3441 | 664e0f19 | bellard | if (mod != 3) { |
3442 | 664e0f19 | bellard | gen_lea_modrm(s, modrm, ®_addr, &offset_addr); |
3443 | 8686c490 | bellard | gen_stq_env_A0(s->mem_index, offsetof(CPUX86State,xmm_regs[reg].XMM_Q(0)));
|
3444 | 664e0f19 | bellard | } else {
|
3445 | 664e0f19 | bellard | rm = (modrm & 7) | REX_B(s);
|
3446 | 664e0f19 | bellard | gen_op_movq(offsetof(CPUX86State,xmm_regs[rm].XMM_Q(0)),
|
3447 | 664e0f19 | bellard | offsetof(CPUX86State,xmm_regs[reg].XMM_Q(0)));
|
3448 | 664e0f19 | bellard | } |
3449 | 664e0f19 | bellard | break;
|
3450 | 664e0f19 | bellard | case 0x013: /* movlps */ |
3451 | 664e0f19 | bellard | case 0x113: /* movlpd */ |
3452 | 664e0f19 | bellard | if (mod != 3) { |
3453 | 664e0f19 | bellard | gen_lea_modrm(s, modrm, ®_addr, &offset_addr); |
3454 | 8686c490 | bellard | gen_stq_env_A0(s->mem_index, offsetof(CPUX86State,xmm_regs[reg].XMM_Q(0)));
|
3455 | 664e0f19 | bellard | } else {
|
3456 | 664e0f19 | bellard | goto illegal_op;
|
3457 | 664e0f19 | bellard | } |
3458 | 664e0f19 | bellard | break;
|
3459 | 664e0f19 | bellard | case 0x017: /* movhps */ |
3460 | 664e0f19 | bellard | case 0x117: /* movhpd */ |
3461 | 664e0f19 | bellard | if (mod != 3) { |
3462 | 664e0f19 | bellard | gen_lea_modrm(s, modrm, ®_addr, &offset_addr); |
3463 | 8686c490 | bellard | gen_stq_env_A0(s->mem_index, offsetof(CPUX86State,xmm_regs[reg].XMM_Q(1)));
|
3464 | 664e0f19 | bellard | } else {
|
3465 | 664e0f19 | bellard | goto illegal_op;
|
3466 | 664e0f19 | bellard | } |
3467 | 664e0f19 | bellard | break;
|
3468 | 664e0f19 | bellard | case 0x71: /* shift mm, im */ |
3469 | 664e0f19 | bellard | case 0x72: |
3470 | 664e0f19 | bellard | case 0x73: |
3471 | 664e0f19 | bellard | case 0x171: /* shift xmm, im */ |
3472 | 664e0f19 | bellard | case 0x172: |
3473 | 664e0f19 | bellard | case 0x173: |
3474 | 664e0f19 | bellard | val = ldub_code(s->pc++); |
3475 | 664e0f19 | bellard | if (is_xmm) {
|
3476 | 664e0f19 | bellard | gen_op_movl_T0_im(val); |
3477 | 651ba608 | bellard | tcg_gen_st32_tl(cpu_T[0], cpu_env, offsetof(CPUX86State,xmm_t0.XMM_L(0))); |
3478 | 664e0f19 | bellard | gen_op_movl_T0_0(); |
3479 | 651ba608 | bellard | tcg_gen_st32_tl(cpu_T[0], cpu_env, offsetof(CPUX86State,xmm_t0.XMM_L(1))); |
3480 | 664e0f19 | bellard | op1_offset = offsetof(CPUX86State,xmm_t0); |
3481 | 664e0f19 | bellard | } else {
|
3482 | 664e0f19 | bellard | gen_op_movl_T0_im(val); |
3483 | 651ba608 | bellard | tcg_gen_st32_tl(cpu_T[0], cpu_env, offsetof(CPUX86State,mmx_t0.MMX_L(0))); |
3484 | 664e0f19 | bellard | gen_op_movl_T0_0(); |
3485 | 651ba608 | bellard | tcg_gen_st32_tl(cpu_T[0], cpu_env, offsetof(CPUX86State,mmx_t0.MMX_L(1))); |
3486 | 664e0f19 | bellard | op1_offset = offsetof(CPUX86State,mmx_t0); |
3487 | 664e0f19 | bellard | } |
3488 | 664e0f19 | bellard | sse_op2 = sse_op_table2[((b - 1) & 3) * 8 + (((modrm >> 3)) & 7)][b1]; |
3489 | 664e0f19 | bellard | if (!sse_op2)
|
3490 | 664e0f19 | bellard | goto illegal_op;
|
3491 | 664e0f19 | bellard | if (is_xmm) {
|
3492 | 664e0f19 | bellard | rm = (modrm & 7) | REX_B(s);
|
3493 | 664e0f19 | bellard | op2_offset = offsetof(CPUX86State,xmm_regs[rm]); |
3494 | 664e0f19 | bellard | } else {
|
3495 | 664e0f19 | bellard | rm = (modrm & 7);
|
3496 | 664e0f19 | bellard | op2_offset = offsetof(CPUX86State,fpregs[rm].mmx); |
3497 | 664e0f19 | bellard | } |
3498 | 5af45186 | bellard | tcg_gen_addi_ptr(cpu_ptr0, cpu_env, op2_offset); |
3499 | 5af45186 | bellard | tcg_gen_addi_ptr(cpu_ptr1, cpu_env, op1_offset); |
3500 | a7812ae4 | pbrook | ((void (*)(TCGv_ptr, TCGv_ptr))sse_op2)(cpu_ptr0, cpu_ptr1);
|
3501 | 664e0f19 | bellard | break;
|
3502 | 664e0f19 | bellard | case 0x050: /* movmskps */ |
3503 | 664e0f19 | bellard | rm = (modrm & 7) | REX_B(s);
|
3504 | 5af45186 | bellard | tcg_gen_addi_ptr(cpu_ptr0, cpu_env, |
3505 | 5af45186 | bellard | offsetof(CPUX86State,xmm_regs[rm])); |
3506 | a7812ae4 | pbrook | gen_helper_movmskps(cpu_tmp2_i32, cpu_ptr0); |
3507 | b6abf97d | bellard | tcg_gen_extu_i32_tl(cpu_T[0], cpu_tmp2_i32);
|
3508 | 57fec1fe | bellard | gen_op_mov_reg_T0(OT_LONG, reg); |
3509 | 664e0f19 | bellard | break;
|
3510 | 664e0f19 | bellard | case 0x150: /* movmskpd */ |
3511 | 664e0f19 | bellard | rm = (modrm & 7) | REX_B(s);
|
3512 | 5af45186 | bellard | tcg_gen_addi_ptr(cpu_ptr0, cpu_env, |
3513 | 5af45186 | bellard | offsetof(CPUX86State,xmm_regs[rm])); |
3514 | a7812ae4 | pbrook | gen_helper_movmskpd(cpu_tmp2_i32, cpu_ptr0); |
3515 | b6abf97d | bellard | tcg_gen_extu_i32_tl(cpu_T[0], cpu_tmp2_i32);
|
3516 | 57fec1fe | bellard | gen_op_mov_reg_T0(OT_LONG, reg); |
3517 | 664e0f19 | bellard | break;
|
3518 | 664e0f19 | bellard | case 0x02a: /* cvtpi2ps */ |
3519 | 664e0f19 | bellard | case 0x12a: /* cvtpi2pd */ |
3520 | a7812ae4 | pbrook | gen_helper_enter_mmx(); |
3521 | 664e0f19 | bellard | if (mod != 3) { |
3522 | 664e0f19 | bellard | gen_lea_modrm(s, modrm, ®_addr, &offset_addr); |
3523 | 664e0f19 | bellard | op2_offset = offsetof(CPUX86State,mmx_t0); |
3524 | 8686c490 | bellard | gen_ldq_env_A0(s->mem_index, op2_offset); |
3525 | 664e0f19 | bellard | } else {
|
3526 | 664e0f19 | bellard | rm = (modrm & 7);
|
3527 | 664e0f19 | bellard | op2_offset = offsetof(CPUX86State,fpregs[rm].mmx); |
3528 | 664e0f19 | bellard | } |
3529 | 664e0f19 | bellard | op1_offset = offsetof(CPUX86State,xmm_regs[reg]); |
3530 | 5af45186 | bellard | tcg_gen_addi_ptr(cpu_ptr0, cpu_env, op1_offset); |
3531 | 5af45186 | bellard | tcg_gen_addi_ptr(cpu_ptr1, cpu_env, op2_offset); |
3532 | 664e0f19 | bellard | switch(b >> 8) { |
3533 | 664e0f19 | bellard | case 0x0: |
3534 | a7812ae4 | pbrook | gen_helper_cvtpi2ps(cpu_ptr0, cpu_ptr1); |
3535 | 664e0f19 | bellard | break;
|
3536 | 664e0f19 | bellard | default:
|
3537 | 664e0f19 | bellard | case 0x1: |
3538 | a7812ae4 | pbrook | gen_helper_cvtpi2pd(cpu_ptr0, cpu_ptr1); |
3539 | 664e0f19 | bellard | break;
|
3540 | 664e0f19 | bellard | } |
3541 | 664e0f19 | bellard | break;
|
3542 | 664e0f19 | bellard | case 0x22a: /* cvtsi2ss */ |
3543 | 664e0f19 | bellard | case 0x32a: /* cvtsi2sd */ |
3544 | 664e0f19 | bellard | ot = (s->dflag == 2) ? OT_QUAD : OT_LONG;
|
3545 | 664e0f19 | bellard | gen_ldst_modrm(s, modrm, ot, OR_TMP0, 0);
|
3546 | 664e0f19 | bellard | op1_offset = offsetof(CPUX86State,xmm_regs[reg]); |
3547 | 5af45186 | bellard | tcg_gen_addi_ptr(cpu_ptr0, cpu_env, op1_offset); |
3548 | 5af45186 | bellard | sse_op2 = sse_op_table3[(s->dflag == 2) * 2 + ((b >> 8) - 2)]; |
3549 | 28e10711 | bellard | if (ot == OT_LONG) {
|
3550 | 28e10711 | bellard | tcg_gen_trunc_tl_i32(cpu_tmp2_i32, cpu_T[0]);
|
3551 | a7812ae4 | pbrook | ((void (*)(TCGv_ptr, TCGv_i32))sse_op2)(cpu_ptr0, cpu_tmp2_i32);
|
3552 | 28e10711 | bellard | } else {
|
3553 | a7812ae4 | pbrook | ((void (*)(TCGv_ptr, TCGv))sse_op2)(cpu_ptr0, cpu_T[0]); |
3554 | 28e10711 | bellard | } |
3555 | 664e0f19 | bellard | break;
|
3556 | 664e0f19 | bellard | case 0x02c: /* cvttps2pi */ |
3557 | 664e0f19 | bellard | case 0x12c: /* cvttpd2pi */ |
3558 | 664e0f19 | bellard | case 0x02d: /* cvtps2pi */ |
3559 | 664e0f19 | bellard | case 0x12d: /* cvtpd2pi */ |
3560 | a7812ae4 | pbrook | gen_helper_enter_mmx(); |
3561 | 664e0f19 | bellard | if (mod != 3) { |
3562 | 664e0f19 | bellard | gen_lea_modrm(s, modrm, ®_addr, &offset_addr); |
3563 | 664e0f19 | bellard | op2_offset = offsetof(CPUX86State,xmm_t0); |
3564 | 8686c490 | bellard | gen_ldo_env_A0(s->mem_index, op2_offset); |
3565 | 664e0f19 | bellard | } else {
|
3566 | 664e0f19 | bellard | rm = (modrm & 7) | REX_B(s);
|
3567 | 664e0f19 | bellard | op2_offset = offsetof(CPUX86State,xmm_regs[rm]); |
3568 | 664e0f19 | bellard | } |
3569 | 664e0f19 | bellard | op1_offset = offsetof(CPUX86State,fpregs[reg & 7].mmx);
|
3570 | 5af45186 | bellard | tcg_gen_addi_ptr(cpu_ptr0, cpu_env, op1_offset); |
3571 | 5af45186 | bellard | tcg_gen_addi_ptr(cpu_ptr1, cpu_env, op2_offset); |
3572 | 664e0f19 | bellard | switch(b) {
|
3573 | 664e0f19 | bellard | case 0x02c: |
3574 | a7812ae4 | pbrook | gen_helper_cvttps2pi(cpu_ptr0, cpu_ptr1); |
3575 | 664e0f19 | bellard | break;
|
3576 | 664e0f19 | bellard | case 0x12c: |
3577 | a7812ae4 | pbrook | gen_helper_cvttpd2pi(cpu_ptr0, cpu_ptr1); |
3578 | 664e0f19 | bellard | break;
|
3579 | 664e0f19 | bellard | case 0x02d: |
3580 | a7812ae4 | pbrook | gen_helper_cvtps2pi(cpu_ptr0, cpu_ptr1); |
3581 | 664e0f19 | bellard | break;
|
3582 | 664e0f19 | bellard | case 0x12d: |
3583 | a7812ae4 | pbrook | gen_helper_cvtpd2pi(cpu_ptr0, cpu_ptr1); |
3584 | 664e0f19 | bellard | break;
|
3585 | 664e0f19 | bellard | } |
3586 | 664e0f19 | bellard | break;
|
3587 | 664e0f19 | bellard | case 0x22c: /* cvttss2si */ |
3588 | 664e0f19 | bellard | case 0x32c: /* cvttsd2si */ |
3589 | 664e0f19 | bellard | case 0x22d: /* cvtss2si */ |
3590 | 664e0f19 | bellard | case 0x32d: /* cvtsd2si */ |
3591 | 664e0f19 | bellard | ot = (s->dflag == 2) ? OT_QUAD : OT_LONG;
|
3592 | 31313213 | bellard | if (mod != 3) { |
3593 | 31313213 | bellard | gen_lea_modrm(s, modrm, ®_addr, &offset_addr); |
3594 | 31313213 | bellard | if ((b >> 8) & 1) { |
3595 | 8686c490 | bellard | gen_ldq_env_A0(s->mem_index, offsetof(CPUX86State,xmm_t0.XMM_Q(0)));
|
3596 | 31313213 | bellard | } else {
|
3597 | 57fec1fe | bellard | gen_op_ld_T0_A0(OT_LONG + s->mem_index); |
3598 | 651ba608 | bellard | tcg_gen_st32_tl(cpu_T[0], cpu_env, offsetof(CPUX86State,xmm_t0.XMM_L(0))); |
3599 | 31313213 | bellard | } |
3600 | 31313213 | bellard | op2_offset = offsetof(CPUX86State,xmm_t0); |
3601 | 31313213 | bellard | } else {
|
3602 | 31313213 | bellard | rm = (modrm & 7) | REX_B(s);
|
3603 | 31313213 | bellard | op2_offset = offsetof(CPUX86State,xmm_regs[rm]); |
3604 | 31313213 | bellard | } |
3605 | 5af45186 | bellard | sse_op2 = sse_op_table3[(s->dflag == 2) * 2 + ((b >> 8) - 2) + 4 + |
3606 | 5af45186 | bellard | (b & 1) * 4]; |
3607 | 5af45186 | bellard | tcg_gen_addi_ptr(cpu_ptr0, cpu_env, op2_offset); |
3608 | 5af45186 | bellard | if (ot == OT_LONG) {
|
3609 | a7812ae4 | pbrook | ((void (*)(TCGv_i32, TCGv_ptr))sse_op2)(cpu_tmp2_i32, cpu_ptr0);
|
3610 | b6abf97d | bellard | tcg_gen_extu_i32_tl(cpu_T[0], cpu_tmp2_i32);
|
3611 | 5af45186 | bellard | } else {
|
3612 | a7812ae4 | pbrook | ((void (*)(TCGv, TCGv_ptr))sse_op2)(cpu_T[0], cpu_ptr0); |
3613 | 5af45186 | bellard | } |
3614 | 57fec1fe | bellard | gen_op_mov_reg_T0(ot, reg); |
3615 | 664e0f19 | bellard | break;
|
3616 | 664e0f19 | bellard | case 0xc4: /* pinsrw */ |
3617 | 5fafdf24 | ths | case 0x1c4: |
3618 | d1e42c5c | bellard | s->rip_offset = 1;
|
3619 | 664e0f19 | bellard | gen_ldst_modrm(s, modrm, OT_WORD, OR_TMP0, 0);
|
3620 | 664e0f19 | bellard | val = ldub_code(s->pc++); |
3621 | 664e0f19 | bellard | if (b1) {
|
3622 | 664e0f19 | bellard | val &= 7;
|
3623 | 5af45186 | bellard | tcg_gen_st16_tl(cpu_T[0], cpu_env,
|
3624 | 5af45186 | bellard | offsetof(CPUX86State,xmm_regs[reg].XMM_W(val))); |
3625 | 664e0f19 | bellard | } else {
|
3626 | 664e0f19 | bellard | val &= 3;
|
3627 | 5af45186 | bellard | tcg_gen_st16_tl(cpu_T[0], cpu_env,
|
3628 | 5af45186 | bellard | offsetof(CPUX86State,fpregs[reg].mmx.MMX_W(val))); |
3629 | 664e0f19 | bellard | } |
3630 | 664e0f19 | bellard | break;
|
3631 | 664e0f19 | bellard | case 0xc5: /* pextrw */ |
3632 | 5fafdf24 | ths | case 0x1c5: |
3633 | 664e0f19 | bellard | if (mod != 3) |
3634 | 664e0f19 | bellard | goto illegal_op;
|
3635 | 6dc2d0da | balrog | ot = (s->dflag == 2) ? OT_QUAD : OT_LONG;
|
3636 | 664e0f19 | bellard | val = ldub_code(s->pc++); |
3637 | 664e0f19 | bellard | if (b1) {
|
3638 | 664e0f19 | bellard | val &= 7;
|
3639 | 664e0f19 | bellard | rm = (modrm & 7) | REX_B(s);
|
3640 | 5af45186 | bellard | tcg_gen_ld16u_tl(cpu_T[0], cpu_env,
|
3641 | 5af45186 | bellard | offsetof(CPUX86State,xmm_regs[rm].XMM_W(val))); |
3642 | 664e0f19 | bellard | } else {
|
3643 | 664e0f19 | bellard | val &= 3;
|
3644 | 664e0f19 | bellard | rm = (modrm & 7);
|
3645 | 5af45186 | bellard | tcg_gen_ld16u_tl(cpu_T[0], cpu_env,
|
3646 | 5af45186 | bellard | offsetof(CPUX86State,fpregs[rm].mmx.MMX_W(val))); |
3647 | 664e0f19 | bellard | } |
3648 | 664e0f19 | bellard | reg = ((modrm >> 3) & 7) | rex_r; |
3649 | 6dc2d0da | balrog | gen_op_mov_reg_T0(ot, reg); |
3650 | 664e0f19 | bellard | break;
|
3651 | 664e0f19 | bellard | case 0x1d6: /* movq ea, xmm */ |
3652 | 664e0f19 | bellard | if (mod != 3) { |
3653 | 664e0f19 | bellard | gen_lea_modrm(s, modrm, ®_addr, &offset_addr); |
3654 | 8686c490 | bellard | gen_stq_env_A0(s->mem_index, offsetof(CPUX86State,xmm_regs[reg].XMM_Q(0)));
|
3655 | 664e0f19 | bellard | } else {
|
3656 | 664e0f19 | bellard | rm = (modrm & 7) | REX_B(s);
|
3657 | 664e0f19 | bellard | gen_op_movq(offsetof(CPUX86State,xmm_regs[rm].XMM_Q(0)),
|
3658 | 664e0f19 | bellard | offsetof(CPUX86State,xmm_regs[reg].XMM_Q(0)));
|
3659 | 664e0f19 | bellard | gen_op_movq_env_0(offsetof(CPUX86State,xmm_regs[rm].XMM_Q(1)));
|
3660 | 664e0f19 | bellard | } |
3661 | 664e0f19 | bellard | break;
|
3662 | 664e0f19 | bellard | case 0x2d6: /* movq2dq */ |
3663 | a7812ae4 | pbrook | gen_helper_enter_mmx(); |
3664 | 480c1cdb | bellard | rm = (modrm & 7);
|
3665 | 480c1cdb | bellard | gen_op_movq(offsetof(CPUX86State,xmm_regs[reg].XMM_Q(0)),
|
3666 | 480c1cdb | bellard | offsetof(CPUX86State,fpregs[rm].mmx)); |
3667 | 480c1cdb | bellard | gen_op_movq_env_0(offsetof(CPUX86State,xmm_regs[reg].XMM_Q(1)));
|
3668 | 664e0f19 | bellard | break;
|
3669 | 664e0f19 | bellard | case 0x3d6: /* movdq2q */ |
3670 | a7812ae4 | pbrook | gen_helper_enter_mmx(); |
3671 | 480c1cdb | bellard | rm = (modrm & 7) | REX_B(s);
|
3672 | 480c1cdb | bellard | gen_op_movq(offsetof(CPUX86State,fpregs[reg & 7].mmx),
|
3673 | 480c1cdb | bellard | offsetof(CPUX86State,xmm_regs[rm].XMM_Q(0)));
|
3674 | 664e0f19 | bellard | break;
|
3675 | 664e0f19 | bellard | case 0xd7: /* pmovmskb */ |
3676 | 664e0f19 | bellard | case 0x1d7: |
3677 | 664e0f19 | bellard | if (mod != 3) |
3678 | 664e0f19 | bellard | goto illegal_op;
|
3679 | 664e0f19 | bellard | if (b1) {
|
3680 | 664e0f19 | bellard | rm = (modrm & 7) | REX_B(s);
|
3681 | 5af45186 | bellard | tcg_gen_addi_ptr(cpu_ptr0, cpu_env, offsetof(CPUX86State,xmm_regs[rm])); |
3682 | a7812ae4 | pbrook | gen_helper_pmovmskb_xmm(cpu_tmp2_i32, cpu_ptr0); |
3683 | 664e0f19 | bellard | } else {
|
3684 | 664e0f19 | bellard | rm = (modrm & 7);
|
3685 | 5af45186 | bellard | tcg_gen_addi_ptr(cpu_ptr0, cpu_env, offsetof(CPUX86State,fpregs[rm].mmx)); |
3686 | a7812ae4 | pbrook | gen_helper_pmovmskb_mmx(cpu_tmp2_i32, cpu_ptr0); |
3687 | 664e0f19 | bellard | } |
3688 | b6abf97d | bellard | tcg_gen_extu_i32_tl(cpu_T[0], cpu_tmp2_i32);
|
3689 | 664e0f19 | bellard | reg = ((modrm >> 3) & 7) | rex_r; |
3690 | 57fec1fe | bellard | gen_op_mov_reg_T0(OT_LONG, reg); |
3691 | 664e0f19 | bellard | break;
|
3692 | 4242b1bd | balrog | case 0x138: |
3693 | 000cacf6 | balrog | if (s->prefix & PREFIX_REPNZ)
|
3694 | 000cacf6 | balrog | goto crc32;
|
3695 | 000cacf6 | balrog | case 0x038: |
3696 | 4242b1bd | balrog | b = modrm; |
3697 | 4242b1bd | balrog | modrm = ldub_code(s->pc++); |
3698 | 4242b1bd | balrog | rm = modrm & 7;
|
3699 | 4242b1bd | balrog | reg = ((modrm >> 3) & 7) | rex_r; |
3700 | 4242b1bd | balrog | mod = (modrm >> 6) & 3; |
3701 | 4242b1bd | balrog | |
3702 | 222a3336 | balrog | sse_op2 = sse_op_table6[b].op[b1]; |
3703 | 4242b1bd | balrog | if (!sse_op2)
|
3704 | 4242b1bd | balrog | goto illegal_op;
|
3705 | 222a3336 | balrog | if (!(s->cpuid_ext_features & sse_op_table6[b].ext_mask))
|
3706 | 222a3336 | balrog | goto illegal_op;
|
3707 | 4242b1bd | balrog | |
3708 | 4242b1bd | balrog | if (b1) {
|
3709 | 4242b1bd | balrog | op1_offset = offsetof(CPUX86State,xmm_regs[reg]); |
3710 | 4242b1bd | balrog | if (mod == 3) { |
3711 | 4242b1bd | balrog | op2_offset = offsetof(CPUX86State,xmm_regs[rm | REX_B(s)]); |
3712 | 4242b1bd | balrog | } else {
|
3713 | 4242b1bd | balrog | op2_offset = offsetof(CPUX86State,xmm_t0); |
3714 | 4242b1bd | balrog | gen_lea_modrm(s, modrm, ®_addr, &offset_addr); |
3715 | 222a3336 | balrog | switch (b) {
|
3716 | 222a3336 | balrog | case 0x20: case 0x30: /* pmovsxbw, pmovzxbw */ |
3717 | 222a3336 | balrog | case 0x23: case 0x33: /* pmovsxwd, pmovzxwd */ |
3718 | 222a3336 | balrog | case 0x25: case 0x35: /* pmovsxdq, pmovzxdq */ |
3719 | 222a3336 | balrog | gen_ldq_env_A0(s->mem_index, op2_offset + |
3720 | 222a3336 | balrog | offsetof(XMMReg, XMM_Q(0)));
|
3721 | 222a3336 | balrog | break;
|
3722 | 222a3336 | balrog | case 0x21: case 0x31: /* pmovsxbd, pmovzxbd */ |
3723 | 222a3336 | balrog | case 0x24: case 0x34: /* pmovsxwq, pmovzxwq */ |
3724 | a7812ae4 | pbrook | tcg_gen_qemu_ld32u(cpu_tmp0, cpu_A0, |
3725 | 222a3336 | balrog | (s->mem_index >> 2) - 1); |
3726 | a7812ae4 | pbrook | tcg_gen_trunc_tl_i32(cpu_tmp2_i32, cpu_tmp0); |
3727 | 222a3336 | balrog | tcg_gen_st_i32(cpu_tmp2_i32, cpu_env, op2_offset + |
3728 | 222a3336 | balrog | offsetof(XMMReg, XMM_L(0)));
|
3729 | 222a3336 | balrog | break;
|
3730 | 222a3336 | balrog | case 0x22: case 0x32: /* pmovsxbq, pmovzxbq */ |
3731 | 222a3336 | balrog | tcg_gen_qemu_ld16u(cpu_tmp0, cpu_A0, |
3732 | 222a3336 | balrog | (s->mem_index >> 2) - 1); |
3733 | 222a3336 | balrog | tcg_gen_st16_tl(cpu_tmp0, cpu_env, op2_offset + |
3734 | 222a3336 | balrog | offsetof(XMMReg, XMM_W(0)));
|
3735 | 222a3336 | balrog | break;
|
3736 | 222a3336 | balrog | case 0x2a: /* movntqda */ |
3737 | 222a3336 | balrog | gen_ldo_env_A0(s->mem_index, op1_offset); |
3738 | 222a3336 | balrog | return;
|
3739 | 222a3336 | balrog | default:
|
3740 | 222a3336 | balrog | gen_ldo_env_A0(s->mem_index, op2_offset); |
3741 | 222a3336 | balrog | } |
3742 | 4242b1bd | balrog | } |
3743 | 4242b1bd | balrog | } else {
|
3744 | 4242b1bd | balrog | op1_offset = offsetof(CPUX86State,fpregs[reg].mmx); |
3745 | 4242b1bd | balrog | if (mod == 3) { |
3746 | 4242b1bd | balrog | op2_offset = offsetof(CPUX86State,fpregs[rm].mmx); |
3747 | 4242b1bd | balrog | } else {
|
3748 | 4242b1bd | balrog | op2_offset = offsetof(CPUX86State,mmx_t0); |
3749 | 4242b1bd | balrog | gen_lea_modrm(s, modrm, ®_addr, &offset_addr); |
3750 | 4242b1bd | balrog | gen_ldq_env_A0(s->mem_index, op2_offset); |
3751 | 4242b1bd | balrog | } |
3752 | 4242b1bd | balrog | } |
3753 | 222a3336 | balrog | if (sse_op2 == SSE_SPECIAL)
|
3754 | 222a3336 | balrog | goto illegal_op;
|
3755 | 222a3336 | balrog | |
3756 | 4242b1bd | balrog | tcg_gen_addi_ptr(cpu_ptr0, cpu_env, op1_offset); |
3757 | 4242b1bd | balrog | tcg_gen_addi_ptr(cpu_ptr1, cpu_env, op2_offset); |
3758 | a7812ae4 | pbrook | ((void (*)(TCGv_ptr, TCGv_ptr))sse_op2)(cpu_ptr0, cpu_ptr1);
|
3759 | 222a3336 | balrog | |
3760 | 222a3336 | balrog | if (b == 0x17) |
3761 | 222a3336 | balrog | s->cc_op = CC_OP_EFLAGS; |
3762 | 4242b1bd | balrog | break;
|
3763 | 222a3336 | balrog | case 0x338: /* crc32 */ |
3764 | 222a3336 | balrog | crc32:
|
3765 | 222a3336 | balrog | b = modrm; |
3766 | 222a3336 | balrog | modrm = ldub_code(s->pc++); |
3767 | 222a3336 | balrog | reg = ((modrm >> 3) & 7) | rex_r; |
3768 | 222a3336 | balrog | |
3769 | 222a3336 | balrog | if (b != 0xf0 && b != 0xf1) |
3770 | 222a3336 | balrog | goto illegal_op;
|
3771 | 222a3336 | balrog | if (!(s->cpuid_ext_features & CPUID_EXT_SSE42))
|
3772 | 4242b1bd | balrog | goto illegal_op;
|
3773 | 4242b1bd | balrog | |
3774 | 222a3336 | balrog | if (b == 0xf0) |
3775 | 222a3336 | balrog | ot = OT_BYTE; |
3776 | 222a3336 | balrog | else if (b == 0xf1 && s->dflag != 2) |
3777 | 222a3336 | balrog | if (s->prefix & PREFIX_DATA)
|
3778 | 222a3336 | balrog | ot = OT_WORD; |
3779 | 222a3336 | balrog | else
|
3780 | 222a3336 | balrog | ot = OT_LONG; |
3781 | 222a3336 | balrog | else
|
3782 | 222a3336 | balrog | ot = OT_QUAD; |
3783 | 222a3336 | balrog | |
3784 | 222a3336 | balrog | gen_op_mov_TN_reg(OT_LONG, 0, reg);
|
3785 | 222a3336 | balrog | tcg_gen_trunc_tl_i32(cpu_tmp2_i32, cpu_T[0]);
|
3786 | 222a3336 | balrog | gen_ldst_modrm(s, modrm, ot, OR_TMP0, 0);
|
3787 | a7812ae4 | pbrook | gen_helper_crc32(cpu_T[0], cpu_tmp2_i32,
|
3788 | a7812ae4 | pbrook | cpu_T[0], tcg_const_i32(8 << ot)); |
3789 | 222a3336 | balrog | |
3790 | 222a3336 | balrog | ot = (s->dflag == 2) ? OT_QUAD : OT_LONG;
|
3791 | 222a3336 | balrog | gen_op_mov_reg_T0(ot, reg); |
3792 | 222a3336 | balrog | break;
|
3793 | 222a3336 | balrog | case 0x03a: |
3794 | 222a3336 | balrog | case 0x13a: |
3795 | 4242b1bd | balrog | b = modrm; |
3796 | 4242b1bd | balrog | modrm = ldub_code(s->pc++); |
3797 | 4242b1bd | balrog | rm = modrm & 7;
|
3798 | 4242b1bd | balrog | reg = ((modrm >> 3) & 7) | rex_r; |
3799 | 4242b1bd | balrog | mod = (modrm >> 6) & 3; |
3800 | 4242b1bd | balrog | |
3801 | 222a3336 | balrog | sse_op2 = sse_op_table7[b].op[b1]; |
3802 | 4242b1bd | balrog | if (!sse_op2)
|
3803 | 4242b1bd | balrog | goto illegal_op;
|
3804 | 222a3336 | balrog | if (!(s->cpuid_ext_features & sse_op_table7[b].ext_mask))
|
3805 | 222a3336 | balrog | goto illegal_op;
|
3806 | 222a3336 | balrog | |
3807 | 222a3336 | balrog | if (sse_op2 == SSE_SPECIAL) {
|
3808 | 222a3336 | balrog | ot = (s->dflag == 2) ? OT_QUAD : OT_LONG;
|
3809 | 222a3336 | balrog | rm = (modrm & 7) | REX_B(s);
|
3810 | 222a3336 | balrog | if (mod != 3) |
3811 | 222a3336 | balrog | gen_lea_modrm(s, modrm, ®_addr, &offset_addr); |
3812 | 222a3336 | balrog | reg = ((modrm >> 3) & 7) | rex_r; |
3813 | 222a3336 | balrog | val = ldub_code(s->pc++); |
3814 | 222a3336 | balrog | switch (b) {
|
3815 | 222a3336 | balrog | case 0x14: /* pextrb */ |
3816 | 222a3336 | balrog | tcg_gen_ld8u_tl(cpu_T[0], cpu_env, offsetof(CPUX86State,
|
3817 | 222a3336 | balrog | xmm_regs[reg].XMM_B(val & 15)));
|
3818 | 222a3336 | balrog | if (mod == 3) |
3819 | 222a3336 | balrog | gen_op_mov_reg_T0(ot, rm); |
3820 | 222a3336 | balrog | else
|
3821 | 222a3336 | balrog | tcg_gen_qemu_st8(cpu_T[0], cpu_A0,
|
3822 | 222a3336 | balrog | (s->mem_index >> 2) - 1); |
3823 | 222a3336 | balrog | break;
|
3824 | 222a3336 | balrog | case 0x15: /* pextrw */ |
3825 | 222a3336 | balrog | tcg_gen_ld16u_tl(cpu_T[0], cpu_env, offsetof(CPUX86State,
|
3826 | 222a3336 | balrog | xmm_regs[reg].XMM_W(val & 7)));
|
3827 | 222a3336 | balrog | if (mod == 3) |
3828 | 222a3336 | balrog | gen_op_mov_reg_T0(ot, rm); |
3829 | 222a3336 | balrog | else
|
3830 | 222a3336 | balrog | tcg_gen_qemu_st16(cpu_T[0], cpu_A0,
|
3831 | 222a3336 | balrog | (s->mem_index >> 2) - 1); |
3832 | 222a3336 | balrog | break;
|
3833 | 222a3336 | balrog | case 0x16: |
3834 | 222a3336 | balrog | if (ot == OT_LONG) { /* pextrd */ |
3835 | 222a3336 | balrog | tcg_gen_ld_i32(cpu_tmp2_i32, cpu_env, |
3836 | 222a3336 | balrog | offsetof(CPUX86State, |
3837 | 222a3336 | balrog | xmm_regs[reg].XMM_L(val & 3)));
|
3838 | a7812ae4 | pbrook | tcg_gen_extu_i32_tl(cpu_T[0], cpu_tmp2_i32);
|
3839 | 222a3336 | balrog | if (mod == 3) |
3840 | a7812ae4 | pbrook | gen_op_mov_reg_v(ot, rm, cpu_T[0]);
|
3841 | 222a3336 | balrog | else
|
3842 | a7812ae4 | pbrook | tcg_gen_qemu_st32(cpu_T[0], cpu_A0,
|
3843 | 222a3336 | balrog | (s->mem_index >> 2) - 1); |
3844 | 222a3336 | balrog | } else { /* pextrq */ |
3845 | a7812ae4 | pbrook | #ifdef TARGET_X86_64
|
3846 | 222a3336 | balrog | tcg_gen_ld_i64(cpu_tmp1_i64, cpu_env, |
3847 | 222a3336 | balrog | offsetof(CPUX86State, |
3848 | 222a3336 | balrog | xmm_regs[reg].XMM_Q(val & 1)));
|
3849 | 222a3336 | balrog | if (mod == 3) |
3850 | 222a3336 | balrog | gen_op_mov_reg_v(ot, rm, cpu_tmp1_i64); |
3851 | 222a3336 | balrog | else
|
3852 | 222a3336 | balrog | tcg_gen_qemu_st64(cpu_tmp1_i64, cpu_A0, |
3853 | 222a3336 | balrog | (s->mem_index >> 2) - 1); |
3854 | a7812ae4 | pbrook | #else
|
3855 | a7812ae4 | pbrook | goto illegal_op;
|
3856 | a7812ae4 | pbrook | #endif
|
3857 | 222a3336 | balrog | } |
3858 | 222a3336 | balrog | break;
|
3859 | 222a3336 | balrog | case 0x17: /* extractps */ |
3860 | 222a3336 | balrog | tcg_gen_ld32u_tl(cpu_T[0], cpu_env, offsetof(CPUX86State,
|
3861 | 222a3336 | balrog | xmm_regs[reg].XMM_L(val & 3)));
|
3862 | 222a3336 | balrog | if (mod == 3) |
3863 | 222a3336 | balrog | gen_op_mov_reg_T0(ot, rm); |
3864 | 222a3336 | balrog | else
|
3865 | 222a3336 | balrog | tcg_gen_qemu_st32(cpu_T[0], cpu_A0,
|
3866 | 222a3336 | balrog | (s->mem_index >> 2) - 1); |
3867 | 222a3336 | balrog | break;
|
3868 | 222a3336 | balrog | case 0x20: /* pinsrb */ |
3869 | 222a3336 | balrog | if (mod == 3) |
3870 | 222a3336 | balrog | gen_op_mov_TN_reg(OT_LONG, 0, rm);
|
3871 | 222a3336 | balrog | else
|
3872 | a7812ae4 | pbrook | tcg_gen_qemu_ld8u(cpu_tmp0, cpu_A0, |
3873 | 222a3336 | balrog | (s->mem_index >> 2) - 1); |
3874 | a7812ae4 | pbrook | tcg_gen_st8_tl(cpu_tmp0, cpu_env, offsetof(CPUX86State, |
3875 | 222a3336 | balrog | xmm_regs[reg].XMM_B(val & 15)));
|
3876 | 222a3336 | balrog | break;
|
3877 | 222a3336 | balrog | case 0x21: /* insertps */ |
3878 | a7812ae4 | pbrook | if (mod == 3) { |
3879 | 222a3336 | balrog | tcg_gen_ld_i32(cpu_tmp2_i32, cpu_env, |
3880 | 222a3336 | balrog | offsetof(CPUX86State,xmm_regs[rm] |
3881 | 222a3336 | balrog | .XMM_L((val >> 6) & 3))); |
3882 | a7812ae4 | pbrook | } else {
|
3883 | a7812ae4 | pbrook | tcg_gen_qemu_ld32u(cpu_tmp0, cpu_A0, |
3884 | 222a3336 | balrog | (s->mem_index >> 2) - 1); |
3885 | a7812ae4 | pbrook | tcg_gen_trunc_tl_i32(cpu_tmp2_i32, cpu_tmp0); |
3886 | a7812ae4 | pbrook | } |
3887 | 222a3336 | balrog | tcg_gen_st_i32(cpu_tmp2_i32, cpu_env, |
3888 | 222a3336 | balrog | offsetof(CPUX86State,xmm_regs[reg] |
3889 | 222a3336 | balrog | .XMM_L((val >> 4) & 3))); |
3890 | 222a3336 | balrog | if ((val >> 0) & 1) |
3891 | 222a3336 | balrog | tcg_gen_st_i32(tcg_const_i32(0 /*float32_zero*/), |
3892 | 222a3336 | balrog | cpu_env, offsetof(CPUX86State, |
3893 | 222a3336 | balrog | xmm_regs[reg].XMM_L(0)));
|
3894 | 222a3336 | balrog | if ((val >> 1) & 1) |
3895 | 222a3336 | balrog | tcg_gen_st_i32(tcg_const_i32(0 /*float32_zero*/), |
3896 | 222a3336 | balrog | cpu_env, offsetof(CPUX86State, |
3897 | 222a3336 | balrog | xmm_regs[reg].XMM_L(1)));
|
3898 | 222a3336 | balrog | if ((val >> 2) & 1) |
3899 | 222a3336 | balrog | tcg_gen_st_i32(tcg_const_i32(0 /*float32_zero*/), |
3900 | 222a3336 | balrog | cpu_env, offsetof(CPUX86State, |
3901 | 222a3336 | balrog | xmm_regs[reg].XMM_L(2)));
|
3902 | 222a3336 | balrog | if ((val >> 3) & 1) |
3903 | 222a3336 | balrog | tcg_gen_st_i32(tcg_const_i32(0 /*float32_zero*/), |
3904 | 222a3336 | balrog | cpu_env, offsetof(CPUX86State, |
3905 | 222a3336 | balrog | xmm_regs[reg].XMM_L(3)));
|
3906 | 222a3336 | balrog | break;
|
3907 | 222a3336 | balrog | case 0x22: |
3908 | 222a3336 | balrog | if (ot == OT_LONG) { /* pinsrd */ |
3909 | 222a3336 | balrog | if (mod == 3) |
3910 | a7812ae4 | pbrook | gen_op_mov_v_reg(ot, cpu_tmp0, rm); |
3911 | 222a3336 | balrog | else
|
3912 | a7812ae4 | pbrook | tcg_gen_qemu_ld32u(cpu_tmp0, cpu_A0, |
3913 | 222a3336 | balrog | (s->mem_index >> 2) - 1); |
3914 | a7812ae4 | pbrook | tcg_gen_trunc_tl_i32(cpu_tmp2_i32, cpu_tmp0); |
3915 | 222a3336 | balrog | tcg_gen_st_i32(cpu_tmp2_i32, cpu_env, |
3916 | 222a3336 | balrog | offsetof(CPUX86State, |
3917 | 222a3336 | balrog | xmm_regs[reg].XMM_L(val & 3)));
|
3918 | 222a3336 | balrog | } else { /* pinsrq */ |
3919 | a7812ae4 | pbrook | #ifdef TARGET_X86_64
|
3920 | 222a3336 | balrog | if (mod == 3) |
3921 | 222a3336 | balrog | gen_op_mov_v_reg(ot, cpu_tmp1_i64, rm); |
3922 | 222a3336 | balrog | else
|
3923 | 222a3336 | balrog | tcg_gen_qemu_ld64(cpu_tmp1_i64, cpu_A0, |
3924 | 222a3336 | balrog | (s->mem_index >> 2) - 1); |
3925 | 222a3336 | balrog | tcg_gen_st_i64(cpu_tmp1_i64, cpu_env, |
3926 | 222a3336 | balrog | offsetof(CPUX86State, |
3927 | 222a3336 | balrog | xmm_regs[reg].XMM_Q(val & 1)));
|
3928 | a7812ae4 | pbrook | #else
|
3929 | a7812ae4 | pbrook | goto illegal_op;
|
3930 | a7812ae4 | pbrook | #endif
|
3931 | 222a3336 | balrog | } |
3932 | 222a3336 | balrog | break;
|
3933 | 222a3336 | balrog | } |
3934 | 222a3336 | balrog | return;
|
3935 | 222a3336 | balrog | } |
3936 | 4242b1bd | balrog | |
3937 | 4242b1bd | balrog | if (b1) {
|
3938 | 4242b1bd | balrog | op1_offset = offsetof(CPUX86State,xmm_regs[reg]); |
3939 | 4242b1bd | balrog | if (mod == 3) { |
3940 | 4242b1bd | balrog | op2_offset = offsetof(CPUX86State,xmm_regs[rm | REX_B(s)]); |
3941 | 4242b1bd | balrog | } else {
|
3942 | 4242b1bd | balrog | op2_offset = offsetof(CPUX86State,xmm_t0); |
3943 | 4242b1bd | balrog | gen_lea_modrm(s, modrm, ®_addr, &offset_addr); |
3944 | 4242b1bd | balrog | gen_ldo_env_A0(s->mem_index, op2_offset); |
3945 | 4242b1bd | balrog | } |
3946 | 4242b1bd | balrog | } else {
|
3947 | 4242b1bd | balrog | op1_offset = offsetof(CPUX86State,fpregs[reg].mmx); |
3948 | 4242b1bd | balrog | if (mod == 3) { |
3949 | 4242b1bd | balrog | op2_offset = offsetof(CPUX86State,fpregs[rm].mmx); |
3950 | 4242b1bd | balrog | } else {
|
3951 | 4242b1bd | balrog | op2_offset = offsetof(CPUX86State,mmx_t0); |
3952 | 4242b1bd | balrog | gen_lea_modrm(s, modrm, ®_addr, &offset_addr); |
3953 | 4242b1bd | balrog | gen_ldq_env_A0(s->mem_index, op2_offset); |
3954 | 4242b1bd | balrog | } |
3955 | 4242b1bd | balrog | } |
3956 | 4242b1bd | balrog | val = ldub_code(s->pc++); |
3957 | 4242b1bd | balrog | |
3958 | 222a3336 | balrog | if ((b & 0xfc) == 0x60) { /* pcmpXstrX */ |
3959 | 222a3336 | balrog | s->cc_op = CC_OP_EFLAGS; |
3960 | 222a3336 | balrog | |
3961 | 222a3336 | balrog | if (s->dflag == 2) |
3962 | 222a3336 | balrog | /* The helper must use entire 64-bit gp registers */
|
3963 | 222a3336 | balrog | val |= 1 << 8; |
3964 | 222a3336 | balrog | } |
3965 | 222a3336 | balrog | |
3966 | 4242b1bd | balrog | tcg_gen_addi_ptr(cpu_ptr0, cpu_env, op1_offset); |
3967 | 4242b1bd | balrog | tcg_gen_addi_ptr(cpu_ptr1, cpu_env, op2_offset); |
3968 | a7812ae4 | pbrook | ((void (*)(TCGv_ptr, TCGv_ptr, TCGv_i32))sse_op2)(cpu_ptr0, cpu_ptr1, tcg_const_i32(val));
|
3969 | 4242b1bd | balrog | break;
|
3970 | 664e0f19 | bellard | default:
|
3971 | 664e0f19 | bellard | goto illegal_op;
|
3972 | 664e0f19 | bellard | } |
3973 | 664e0f19 | bellard | } else {
|
3974 | 664e0f19 | bellard | /* generic MMX or SSE operation */
|
3975 | d1e42c5c | bellard | switch(b) {
|
3976 | d1e42c5c | bellard | case 0x70: /* pshufx insn */ |
3977 | d1e42c5c | bellard | case 0xc6: /* pshufx insn */ |
3978 | d1e42c5c | bellard | case 0xc2: /* compare insns */ |
3979 | d1e42c5c | bellard | s->rip_offset = 1;
|
3980 | d1e42c5c | bellard | break;
|
3981 | d1e42c5c | bellard | default:
|
3982 | d1e42c5c | bellard | break;
|
3983 | 664e0f19 | bellard | } |
3984 | 664e0f19 | bellard | if (is_xmm) {
|
3985 | 664e0f19 | bellard | op1_offset = offsetof(CPUX86State,xmm_regs[reg]); |
3986 | 664e0f19 | bellard | if (mod != 3) { |
3987 | 664e0f19 | bellard | gen_lea_modrm(s, modrm, ®_addr, &offset_addr); |
3988 | 664e0f19 | bellard | op2_offset = offsetof(CPUX86State,xmm_t0); |
3989 | 480c1cdb | bellard | if (b1 >= 2 && ((b >= 0x50 && b <= 0x5f && b != 0x5b) || |
3990 | 664e0f19 | bellard | b == 0xc2)) {
|
3991 | 664e0f19 | bellard | /* specific case for SSE single instructions */
|
3992 | 664e0f19 | bellard | if (b1 == 2) { |
3993 | 664e0f19 | bellard | /* 32 bit access */
|
3994 | 57fec1fe | bellard | gen_op_ld_T0_A0(OT_LONG + s->mem_index); |
3995 | 651ba608 | bellard | tcg_gen_st32_tl(cpu_T[0], cpu_env, offsetof(CPUX86State,xmm_t0.XMM_L(0))); |
3996 | 664e0f19 | bellard | } else {
|
3997 | 664e0f19 | bellard | /* 64 bit access */
|
3998 | 8686c490 | bellard | gen_ldq_env_A0(s->mem_index, offsetof(CPUX86State,xmm_t0.XMM_D(0)));
|
3999 | 664e0f19 | bellard | } |
4000 | 664e0f19 | bellard | } else {
|
4001 | 8686c490 | bellard | gen_ldo_env_A0(s->mem_index, op2_offset); |
4002 | 664e0f19 | bellard | } |
4003 | 664e0f19 | bellard | } else {
|
4004 | 664e0f19 | bellard | rm = (modrm & 7) | REX_B(s);
|
4005 | 664e0f19 | bellard | op2_offset = offsetof(CPUX86State,xmm_regs[rm]); |
4006 | 664e0f19 | bellard | } |
4007 | 664e0f19 | bellard | } else {
|
4008 | 664e0f19 | bellard | op1_offset = offsetof(CPUX86State,fpregs[reg].mmx); |
4009 | 664e0f19 | bellard | if (mod != 3) { |
4010 | 664e0f19 | bellard | gen_lea_modrm(s, modrm, ®_addr, &offset_addr); |
4011 | 664e0f19 | bellard | op2_offset = offsetof(CPUX86State,mmx_t0); |
4012 | 8686c490 | bellard | gen_ldq_env_A0(s->mem_index, op2_offset); |
4013 | 664e0f19 | bellard | } else {
|
4014 | 664e0f19 | bellard | rm = (modrm & 7);
|
4015 | 664e0f19 | bellard | op2_offset = offsetof(CPUX86State,fpregs[rm].mmx); |
4016 | 664e0f19 | bellard | } |
4017 | 664e0f19 | bellard | } |
4018 | 664e0f19 | bellard | switch(b) {
|
4019 | a35f3ec7 | aurel32 | case 0x0f: /* 3DNow! data insns */ |
4020 | e771edab | aurel32 | if (!(s->cpuid_ext2_features & CPUID_EXT2_3DNOW))
|
4021 | e771edab | aurel32 | goto illegal_op;
|
4022 | a35f3ec7 | aurel32 | val = ldub_code(s->pc++); |
4023 | a35f3ec7 | aurel32 | sse_op2 = sse_op_table5[val]; |
4024 | a35f3ec7 | aurel32 | if (!sse_op2)
|
4025 | a35f3ec7 | aurel32 | goto illegal_op;
|
4026 | 5af45186 | bellard | tcg_gen_addi_ptr(cpu_ptr0, cpu_env, op1_offset); |
4027 | 5af45186 | bellard | tcg_gen_addi_ptr(cpu_ptr1, cpu_env, op2_offset); |
4028 | a7812ae4 | pbrook | ((void (*)(TCGv_ptr, TCGv_ptr))sse_op2)(cpu_ptr0, cpu_ptr1);
|
4029 | a35f3ec7 | aurel32 | break;
|
4030 | 664e0f19 | bellard | case 0x70: /* pshufx insn */ |
4031 | 664e0f19 | bellard | case 0xc6: /* pshufx insn */ |
4032 | 664e0f19 | bellard | val = ldub_code(s->pc++); |
4033 | 5af45186 | bellard | tcg_gen_addi_ptr(cpu_ptr0, cpu_env, op1_offset); |
4034 | 5af45186 | bellard | tcg_gen_addi_ptr(cpu_ptr1, cpu_env, op2_offset); |
4035 | a7812ae4 | pbrook | ((void (*)(TCGv_ptr, TCGv_ptr, TCGv_i32))sse_op2)(cpu_ptr0, cpu_ptr1, tcg_const_i32(val));
|
4036 | 664e0f19 | bellard | break;
|
4037 | 664e0f19 | bellard | case 0xc2: |
4038 | 664e0f19 | bellard | /* compare insns */
|
4039 | 664e0f19 | bellard | val = ldub_code(s->pc++); |
4040 | 664e0f19 | bellard | if (val >= 8) |
4041 | 664e0f19 | bellard | goto illegal_op;
|
4042 | 664e0f19 | bellard | sse_op2 = sse_op_table4[val][b1]; |
4043 | 5af45186 | bellard | tcg_gen_addi_ptr(cpu_ptr0, cpu_env, op1_offset); |
4044 | 5af45186 | bellard | tcg_gen_addi_ptr(cpu_ptr1, cpu_env, op2_offset); |
4045 | a7812ae4 | pbrook | ((void (*)(TCGv_ptr, TCGv_ptr))sse_op2)(cpu_ptr0, cpu_ptr1);
|
4046 | 664e0f19 | bellard | break;
|
4047 | b8b6a50b | bellard | case 0xf7: |
4048 | b8b6a50b | bellard | /* maskmov : we must prepare A0 */
|
4049 | b8b6a50b | bellard | if (mod != 3) |
4050 | b8b6a50b | bellard | goto illegal_op;
|
4051 | b8b6a50b | bellard | #ifdef TARGET_X86_64
|
4052 | b8b6a50b | bellard | if (s->aflag == 2) { |
4053 | b8b6a50b | bellard | gen_op_movq_A0_reg(R_EDI); |
4054 | b8b6a50b | bellard | } else
|
4055 | b8b6a50b | bellard | #endif
|
4056 | b8b6a50b | bellard | { |
4057 | b8b6a50b | bellard | gen_op_movl_A0_reg(R_EDI); |
4058 | b8b6a50b | bellard | if (s->aflag == 0) |
4059 | b8b6a50b | bellard | gen_op_andl_A0_ffff(); |
4060 | b8b6a50b | bellard | } |
4061 | b8b6a50b | bellard | gen_add_A0_ds_seg(s); |
4062 | b8b6a50b | bellard | |
4063 | b8b6a50b | bellard | tcg_gen_addi_ptr(cpu_ptr0, cpu_env, op1_offset); |
4064 | b8b6a50b | bellard | tcg_gen_addi_ptr(cpu_ptr1, cpu_env, op2_offset); |
4065 | a7812ae4 | pbrook | ((void (*)(TCGv_ptr, TCGv_ptr, TCGv))sse_op2)(cpu_ptr0, cpu_ptr1, cpu_A0);
|
4066 | b8b6a50b | bellard | break;
|
4067 | 664e0f19 | bellard | default:
|
4068 | 5af45186 | bellard | tcg_gen_addi_ptr(cpu_ptr0, cpu_env, op1_offset); |
4069 | 5af45186 | bellard | tcg_gen_addi_ptr(cpu_ptr1, cpu_env, op2_offset); |
4070 | a7812ae4 | pbrook | ((void (*)(TCGv_ptr, TCGv_ptr))sse_op2)(cpu_ptr0, cpu_ptr1);
|
4071 | 664e0f19 | bellard | break;
|
4072 | 664e0f19 | bellard | } |
4073 | 664e0f19 | bellard | if (b == 0x2e || b == 0x2f) { |
4074 | 664e0f19 | bellard | s->cc_op = CC_OP_EFLAGS; |
4075 | 664e0f19 | bellard | } |
4076 | 664e0f19 | bellard | } |
4077 | 664e0f19 | bellard | } |
4078 | 664e0f19 | bellard | |
4079 | 2c0262af | bellard | /* convert one instruction. s->is_jmp is set if the translation must
|
4080 | 2c0262af | bellard | be stopped. Return the next pc value */
|
4081 | 14ce26e7 | bellard | static target_ulong disas_insn(DisasContext *s, target_ulong pc_start)
|
4082 | 2c0262af | bellard | { |
4083 | 2c0262af | bellard | int b, prefixes, aflag, dflag;
|
4084 | 2c0262af | bellard | int shift, ot;
|
4085 | 2c0262af | bellard | int modrm, reg, rm, mod, reg_addr, op, opreg, offset_addr, val;
|
4086 | 14ce26e7 | bellard | target_ulong next_eip, tval; |
4087 | 14ce26e7 | bellard | int rex_w, rex_r;
|
4088 | 2c0262af | bellard | |
4089 | 8fec2b8c | aliguori | if (unlikely(qemu_loglevel_mask(CPU_LOG_TB_OP)))
|
4090 | 70cff25e | bellard | tcg_gen_debug_insn_start(pc_start); |
4091 | 2c0262af | bellard | s->pc = pc_start; |
4092 | 2c0262af | bellard | prefixes = 0;
|
4093 | 2c0262af | bellard | aflag = s->code32; |
4094 | 2c0262af | bellard | dflag = s->code32; |
4095 | 2c0262af | bellard | s->override = -1;
|
4096 | 14ce26e7 | bellard | rex_w = -1;
|
4097 | 14ce26e7 | bellard | rex_r = 0;
|
4098 | 14ce26e7 | bellard | #ifdef TARGET_X86_64
|
4099 | 14ce26e7 | bellard | s->rex_x = 0;
|
4100 | 14ce26e7 | bellard | s->rex_b = 0;
|
4101 | 5fafdf24 | ths | x86_64_hregs = 0;
|
4102 | 14ce26e7 | bellard | #endif
|
4103 | 14ce26e7 | bellard | s->rip_offset = 0; /* for relative ip address */ |
4104 | 2c0262af | bellard | next_byte:
|
4105 | 61382a50 | bellard | b = ldub_code(s->pc); |
4106 | 2c0262af | bellard | s->pc++; |
4107 | 2c0262af | bellard | /* check prefixes */
|
4108 | 14ce26e7 | bellard | #ifdef TARGET_X86_64
|
4109 | 14ce26e7 | bellard | if (CODE64(s)) {
|
4110 | 14ce26e7 | bellard | switch (b) {
|
4111 | 14ce26e7 | bellard | case 0xf3: |
4112 | 14ce26e7 | bellard | prefixes |= PREFIX_REPZ; |
4113 | 14ce26e7 | bellard | goto next_byte;
|
4114 | 14ce26e7 | bellard | case 0xf2: |
4115 | 14ce26e7 | bellard | prefixes |= PREFIX_REPNZ; |
4116 | 14ce26e7 | bellard | goto next_byte;
|
4117 | 14ce26e7 | bellard | case 0xf0: |
4118 | 14ce26e7 | bellard | prefixes |= PREFIX_LOCK; |
4119 | 14ce26e7 | bellard | goto next_byte;
|
4120 | 14ce26e7 | bellard | case 0x2e: |
4121 | 14ce26e7 | bellard | s->override = R_CS; |
4122 | 14ce26e7 | bellard | goto next_byte;
|
4123 | 14ce26e7 | bellard | case 0x36: |
4124 | 14ce26e7 | bellard | s->override = R_SS; |
4125 | 14ce26e7 | bellard | goto next_byte;
|
4126 | 14ce26e7 | bellard | case 0x3e: |
4127 | 14ce26e7 | bellard | s->override = R_DS; |
4128 | 14ce26e7 | bellard | goto next_byte;
|
4129 | 14ce26e7 | bellard | case 0x26: |
4130 | 14ce26e7 | bellard | s->override = R_ES; |
4131 | 14ce26e7 | bellard | goto next_byte;
|
4132 | 14ce26e7 | bellard | case 0x64: |
4133 | 14ce26e7 | bellard | s->override = R_FS; |
4134 | 14ce26e7 | bellard | goto next_byte;
|
4135 | 14ce26e7 | bellard | case 0x65: |
4136 | 14ce26e7 | bellard | s->override = R_GS; |
4137 | 14ce26e7 | bellard | goto next_byte;
|
4138 | 14ce26e7 | bellard | case 0x66: |
4139 | 14ce26e7 | bellard | prefixes |= PREFIX_DATA; |
4140 | 14ce26e7 | bellard | goto next_byte;
|
4141 | 14ce26e7 | bellard | case 0x67: |
4142 | 14ce26e7 | bellard | prefixes |= PREFIX_ADR; |
4143 | 14ce26e7 | bellard | goto next_byte;
|
4144 | 14ce26e7 | bellard | case 0x40 ... 0x4f: |
4145 | 14ce26e7 | bellard | /* REX prefix */
|
4146 | 14ce26e7 | bellard | rex_w = (b >> 3) & 1; |
4147 | 14ce26e7 | bellard | rex_r = (b & 0x4) << 1; |
4148 | 14ce26e7 | bellard | s->rex_x = (b & 0x2) << 2; |
4149 | 14ce26e7 | bellard | REX_B(s) = (b & 0x1) << 3; |
4150 | 14ce26e7 | bellard | x86_64_hregs = 1; /* select uniform byte register addressing */ |
4151 | 14ce26e7 | bellard | goto next_byte;
|
4152 | 14ce26e7 | bellard | } |
4153 | 14ce26e7 | bellard | if (rex_w == 1) { |
4154 | 14ce26e7 | bellard | /* 0x66 is ignored if rex.w is set */
|
4155 | 14ce26e7 | bellard | dflag = 2;
|
4156 | 14ce26e7 | bellard | } else {
|
4157 | 14ce26e7 | bellard | if (prefixes & PREFIX_DATA)
|
4158 | 14ce26e7 | bellard | dflag ^= 1;
|
4159 | 14ce26e7 | bellard | } |
4160 | 14ce26e7 | bellard | if (!(prefixes & PREFIX_ADR))
|
4161 | 14ce26e7 | bellard | aflag = 2;
|
4162 | 5fafdf24 | ths | } else
|
4163 | 14ce26e7 | bellard | #endif
|
4164 | 14ce26e7 | bellard | { |
4165 | 14ce26e7 | bellard | switch (b) {
|
4166 | 14ce26e7 | bellard | case 0xf3: |
4167 | 14ce26e7 | bellard | prefixes |= PREFIX_REPZ; |
4168 | 14ce26e7 | bellard | goto next_byte;
|
4169 | 14ce26e7 | bellard | case 0xf2: |
4170 | 14ce26e7 | bellard | prefixes |= PREFIX_REPNZ; |
4171 | 14ce26e7 | bellard | goto next_byte;
|
4172 | 14ce26e7 | bellard | case 0xf0: |
4173 | 14ce26e7 | bellard | prefixes |= PREFIX_LOCK; |
4174 | 14ce26e7 | bellard | goto next_byte;
|
4175 | 14ce26e7 | bellard | case 0x2e: |
4176 | 14ce26e7 | bellard | s->override = R_CS; |
4177 | 14ce26e7 | bellard | goto next_byte;
|
4178 | 14ce26e7 | bellard | case 0x36: |
4179 | 14ce26e7 | bellard | s->override = R_SS; |
4180 | 14ce26e7 | bellard | goto next_byte;
|
4181 | 14ce26e7 | bellard | case 0x3e: |
4182 | 14ce26e7 | bellard | s->override = R_DS; |
4183 | 14ce26e7 | bellard | goto next_byte;
|
4184 | 14ce26e7 | bellard | case 0x26: |
4185 | 14ce26e7 | bellard | s->override = R_ES; |
4186 | 14ce26e7 | bellard | goto next_byte;
|
4187 | 14ce26e7 | bellard | case 0x64: |
4188 | 14ce26e7 | bellard | s->override = R_FS; |
4189 | 14ce26e7 | bellard | goto next_byte;
|
4190 | 14ce26e7 | bellard | case 0x65: |
4191 | 14ce26e7 | bellard | s->override = R_GS; |
4192 | 14ce26e7 | bellard | goto next_byte;
|
4193 | 14ce26e7 | bellard | case 0x66: |
4194 | 14ce26e7 | bellard | prefixes |= PREFIX_DATA; |
4195 | 14ce26e7 | bellard | goto next_byte;
|
4196 | 14ce26e7 | bellard | case 0x67: |
4197 | 14ce26e7 | bellard | prefixes |= PREFIX_ADR; |
4198 | 14ce26e7 | bellard | goto next_byte;
|
4199 | 14ce26e7 | bellard | } |
4200 | 14ce26e7 | bellard | if (prefixes & PREFIX_DATA)
|
4201 | 14ce26e7 | bellard | dflag ^= 1;
|
4202 | 14ce26e7 | bellard | if (prefixes & PREFIX_ADR)
|
4203 | 14ce26e7 | bellard | aflag ^= 1;
|
4204 | 2c0262af | bellard | } |
4205 | 2c0262af | bellard | |
4206 | 2c0262af | bellard | s->prefix = prefixes; |
4207 | 2c0262af | bellard | s->aflag = aflag; |
4208 | 2c0262af | bellard | s->dflag = dflag; |
4209 | 2c0262af | bellard | |
4210 | 2c0262af | bellard | /* lock generation */
|
4211 | 2c0262af | bellard | if (prefixes & PREFIX_LOCK)
|
4212 | a7812ae4 | pbrook | gen_helper_lock(); |
4213 | 2c0262af | bellard | |
4214 | 2c0262af | bellard | /* now check op code */
|
4215 | 2c0262af | bellard | reswitch:
|
4216 | 2c0262af | bellard | switch(b) {
|
4217 | 2c0262af | bellard | case 0x0f: |
4218 | 2c0262af | bellard | /**************************/
|
4219 | 2c0262af | bellard | /* extended op code */
|
4220 | 61382a50 | bellard | b = ldub_code(s->pc++) | 0x100;
|
4221 | 2c0262af | bellard | goto reswitch;
|
4222 | 3b46e624 | ths | |
4223 | 2c0262af | bellard | /**************************/
|
4224 | 2c0262af | bellard | /* arith & logic */
|
4225 | 2c0262af | bellard | case 0x00 ... 0x05: |
4226 | 2c0262af | bellard | case 0x08 ... 0x0d: |
4227 | 2c0262af | bellard | case 0x10 ... 0x15: |
4228 | 2c0262af | bellard | case 0x18 ... 0x1d: |
4229 | 2c0262af | bellard | case 0x20 ... 0x25: |
4230 | 2c0262af | bellard | case 0x28 ... 0x2d: |
4231 | 2c0262af | bellard | case 0x30 ... 0x35: |
4232 | 2c0262af | bellard | case 0x38 ... 0x3d: |
4233 | 2c0262af | bellard | { |
4234 | 2c0262af | bellard | int op, f, val;
|
4235 | 2c0262af | bellard | op = (b >> 3) & 7; |
4236 | 2c0262af | bellard | f = (b >> 1) & 3; |
4237 | 2c0262af | bellard | |
4238 | 2c0262af | bellard | if ((b & 1) == 0) |
4239 | 2c0262af | bellard | ot = OT_BYTE; |
4240 | 2c0262af | bellard | else
|
4241 | 14ce26e7 | bellard | ot = dflag + OT_WORD; |
4242 | 3b46e624 | ths | |
4243 | 2c0262af | bellard | switch(f) {
|
4244 | 2c0262af | bellard | case 0: /* OP Ev, Gv */ |
4245 | 61382a50 | bellard | modrm = ldub_code(s->pc++); |
4246 | 14ce26e7 | bellard | reg = ((modrm >> 3) & 7) | rex_r; |
4247 | 2c0262af | bellard | mod = (modrm >> 6) & 3; |
4248 | 14ce26e7 | bellard | rm = (modrm & 7) | REX_B(s);
|
4249 | 2c0262af | bellard | if (mod != 3) { |
4250 | 2c0262af | bellard | gen_lea_modrm(s, modrm, ®_addr, &offset_addr); |
4251 | 2c0262af | bellard | opreg = OR_TMP0; |
4252 | 2c0262af | bellard | } else if (op == OP_XORL && rm == reg) { |
4253 | 2c0262af | bellard | xor_zero:
|
4254 | 2c0262af | bellard | /* xor reg, reg optimisation */
|
4255 | 2c0262af | bellard | gen_op_movl_T0_0(); |
4256 | 2c0262af | bellard | s->cc_op = CC_OP_LOGICB + ot; |
4257 | 57fec1fe | bellard | gen_op_mov_reg_T0(ot, reg); |
4258 | 2c0262af | bellard | gen_op_update1_cc(); |
4259 | 2c0262af | bellard | break;
|
4260 | 2c0262af | bellard | } else {
|
4261 | 2c0262af | bellard | opreg = rm; |
4262 | 2c0262af | bellard | } |
4263 | 57fec1fe | bellard | gen_op_mov_TN_reg(ot, 1, reg);
|
4264 | 2c0262af | bellard | gen_op(s, op, ot, opreg); |
4265 | 2c0262af | bellard | break;
|
4266 | 2c0262af | bellard | case 1: /* OP Gv, Ev */ |
4267 | 61382a50 | bellard | modrm = ldub_code(s->pc++); |
4268 | 2c0262af | bellard | mod = (modrm >> 6) & 3; |
4269 | 14ce26e7 | bellard | reg = ((modrm >> 3) & 7) | rex_r; |
4270 | 14ce26e7 | bellard | rm = (modrm & 7) | REX_B(s);
|
4271 | 2c0262af | bellard | if (mod != 3) { |
4272 | 2c0262af | bellard | gen_lea_modrm(s, modrm, ®_addr, &offset_addr); |
4273 | 57fec1fe | bellard | gen_op_ld_T1_A0(ot + s->mem_index); |
4274 | 2c0262af | bellard | } else if (op == OP_XORL && rm == reg) { |
4275 | 2c0262af | bellard | goto xor_zero;
|
4276 | 2c0262af | bellard | } else {
|
4277 | 57fec1fe | bellard | gen_op_mov_TN_reg(ot, 1, rm);
|
4278 | 2c0262af | bellard | } |
4279 | 2c0262af | bellard | gen_op(s, op, ot, reg); |
4280 | 2c0262af | bellard | break;
|
4281 | 2c0262af | bellard | case 2: /* OP A, Iv */ |
4282 | 2c0262af | bellard | val = insn_get(s, ot); |
4283 | 2c0262af | bellard | gen_op_movl_T1_im(val); |
4284 | 2c0262af | bellard | gen_op(s, op, ot, OR_EAX); |
4285 | 2c0262af | bellard | break;
|
4286 | 2c0262af | bellard | } |
4287 | 2c0262af | bellard | } |
4288 | 2c0262af | bellard | break;
|
4289 | 2c0262af | bellard | |
4290 | ec9d6075 | bellard | case 0x82: |
4291 | ec9d6075 | bellard | if (CODE64(s))
|
4292 | ec9d6075 | bellard | goto illegal_op;
|
4293 | 2c0262af | bellard | case 0x80: /* GRP1 */ |
4294 | 2c0262af | bellard | case 0x81: |
4295 | 2c0262af | bellard | case 0x83: |
4296 | 2c0262af | bellard | { |
4297 | 2c0262af | bellard | int val;
|
4298 | 2c0262af | bellard | |
4299 | 2c0262af | bellard | if ((b & 1) == 0) |
4300 | 2c0262af | bellard | ot = OT_BYTE; |
4301 | 2c0262af | bellard | else
|
4302 | 14ce26e7 | bellard | ot = dflag + OT_WORD; |
4303 | 3b46e624 | ths | |
4304 | 61382a50 | bellard | modrm = ldub_code(s->pc++); |
4305 | 2c0262af | bellard | mod = (modrm >> 6) & 3; |
4306 | 14ce26e7 | bellard | rm = (modrm & 7) | REX_B(s);
|
4307 | 2c0262af | bellard | op = (modrm >> 3) & 7; |
4308 | 3b46e624 | ths | |
4309 | 2c0262af | bellard | if (mod != 3) { |
4310 | 14ce26e7 | bellard | if (b == 0x83) |
4311 | 14ce26e7 | bellard | s->rip_offset = 1;
|
4312 | 14ce26e7 | bellard | else
|
4313 | 14ce26e7 | bellard | s->rip_offset = insn_const_size(ot); |
4314 | 2c0262af | bellard | gen_lea_modrm(s, modrm, ®_addr, &offset_addr); |
4315 | 2c0262af | bellard | opreg = OR_TMP0; |
4316 | 2c0262af | bellard | } else {
|
4317 | 14ce26e7 | bellard | opreg = rm; |
4318 | 2c0262af | bellard | } |
4319 | 2c0262af | bellard | |
4320 | 2c0262af | bellard | switch(b) {
|
4321 | 2c0262af | bellard | default:
|
4322 | 2c0262af | bellard | case 0x80: |
4323 | 2c0262af | bellard | case 0x81: |
4324 | d64477af | bellard | case 0x82: |
4325 | 2c0262af | bellard | val = insn_get(s, ot); |
4326 | 2c0262af | bellard | break;
|
4327 | 2c0262af | bellard | case 0x83: |
4328 | 2c0262af | bellard | val = (int8_t)insn_get(s, OT_BYTE); |
4329 | 2c0262af | bellard | break;
|
4330 | 2c0262af | bellard | } |
4331 | 2c0262af | bellard | gen_op_movl_T1_im(val); |
4332 | 2c0262af | bellard | gen_op(s, op, ot, opreg); |
4333 | 2c0262af | bellard | } |
4334 | 2c0262af | bellard | break;
|
4335 | 2c0262af | bellard | |
4336 | 2c0262af | bellard | /**************************/
|
4337 | 2c0262af | bellard | /* inc, dec, and other misc arith */
|
4338 | 2c0262af | bellard | case 0x40 ... 0x47: /* inc Gv */ |
4339 | 2c0262af | bellard | ot = dflag ? OT_LONG : OT_WORD; |
4340 | 2c0262af | bellard | gen_inc(s, ot, OR_EAX + (b & 7), 1); |
4341 | 2c0262af | bellard | break;
|
4342 | 2c0262af | bellard | case 0x48 ... 0x4f: /* dec Gv */ |
4343 | 2c0262af | bellard | ot = dflag ? OT_LONG : OT_WORD; |
4344 | 2c0262af | bellard | gen_inc(s, ot, OR_EAX + (b & 7), -1); |
4345 | 2c0262af | bellard | break;
|
4346 | 2c0262af | bellard | case 0xf6: /* GRP3 */ |
4347 | 2c0262af | bellard | case 0xf7: |
4348 | 2c0262af | bellard | if ((b & 1) == 0) |
4349 | 2c0262af | bellard | ot = OT_BYTE; |
4350 | 2c0262af | bellard | else
|
4351 | 14ce26e7 | bellard | ot = dflag + OT_WORD; |
4352 | 2c0262af | bellard | |
4353 | 61382a50 | bellard | modrm = ldub_code(s->pc++); |
4354 | 2c0262af | bellard | mod = (modrm >> 6) & 3; |
4355 | 14ce26e7 | bellard | rm = (modrm & 7) | REX_B(s);
|
4356 | 2c0262af | bellard | op = (modrm >> 3) & 7; |
4357 | 2c0262af | bellard | if (mod != 3) { |
4358 | 14ce26e7 | bellard | if (op == 0) |
4359 | 14ce26e7 | bellard | s->rip_offset = insn_const_size(ot); |
4360 | 2c0262af | bellard | gen_lea_modrm(s, modrm, ®_addr, &offset_addr); |
4361 | 57fec1fe | bellard | gen_op_ld_T0_A0(ot + s->mem_index); |
4362 | 2c0262af | bellard | } else {
|
4363 | 57fec1fe | bellard | gen_op_mov_TN_reg(ot, 0, rm);
|
4364 | 2c0262af | bellard | } |
4365 | 2c0262af | bellard | |
4366 | 2c0262af | bellard | switch(op) {
|
4367 | 2c0262af | bellard | case 0: /* test */ |
4368 | 2c0262af | bellard | val = insn_get(s, ot); |
4369 | 2c0262af | bellard | gen_op_movl_T1_im(val); |
4370 | 2c0262af | bellard | gen_op_testl_T0_T1_cc(); |
4371 | 2c0262af | bellard | s->cc_op = CC_OP_LOGICB + ot; |
4372 | 2c0262af | bellard | break;
|
4373 | 2c0262af | bellard | case 2: /* not */ |
4374 | b6abf97d | bellard | tcg_gen_not_tl(cpu_T[0], cpu_T[0]); |
4375 | 2c0262af | bellard | if (mod != 3) { |
4376 | 57fec1fe | bellard | gen_op_st_T0_A0(ot + s->mem_index); |
4377 | 2c0262af | bellard | } else {
|
4378 | 57fec1fe | bellard | gen_op_mov_reg_T0(ot, rm); |
4379 | 2c0262af | bellard | } |
4380 | 2c0262af | bellard | break;
|
4381 | 2c0262af | bellard | case 3: /* neg */ |
4382 | b6abf97d | bellard | tcg_gen_neg_tl(cpu_T[0], cpu_T[0]); |
4383 | 2c0262af | bellard | if (mod != 3) { |
4384 | 57fec1fe | bellard | gen_op_st_T0_A0(ot + s->mem_index); |
4385 | 2c0262af | bellard | } else {
|
4386 | 57fec1fe | bellard | gen_op_mov_reg_T0(ot, rm); |
4387 | 2c0262af | bellard | } |
4388 | 2c0262af | bellard | gen_op_update_neg_cc(); |
4389 | 2c0262af | bellard | s->cc_op = CC_OP_SUBB + ot; |
4390 | 2c0262af | bellard | break;
|
4391 | 2c0262af | bellard | case 4: /* mul */ |
4392 | 2c0262af | bellard | switch(ot) {
|
4393 | 2c0262af | bellard | case OT_BYTE:
|
4394 | 0211e5af | bellard | gen_op_mov_TN_reg(OT_BYTE, 1, R_EAX);
|
4395 | 0211e5af | bellard | tcg_gen_ext8u_tl(cpu_T[0], cpu_T[0]); |
4396 | 0211e5af | bellard | tcg_gen_ext8u_tl(cpu_T[1], cpu_T[1]); |
4397 | 0211e5af | bellard | /* XXX: use 32 bit mul which could be faster */
|
4398 | 0211e5af | bellard | tcg_gen_mul_tl(cpu_T[0], cpu_T[0], cpu_T[1]); |
4399 | 0211e5af | bellard | gen_op_mov_reg_T0(OT_WORD, R_EAX); |
4400 | 0211e5af | bellard | tcg_gen_mov_tl(cpu_cc_dst, cpu_T[0]);
|
4401 | 0211e5af | bellard | tcg_gen_andi_tl(cpu_cc_src, cpu_T[0], 0xff00); |
4402 | d36cd60e | bellard | s->cc_op = CC_OP_MULB; |
4403 | 2c0262af | bellard | break;
|
4404 | 2c0262af | bellard | case OT_WORD:
|
4405 | 0211e5af | bellard | gen_op_mov_TN_reg(OT_WORD, 1, R_EAX);
|
4406 | 0211e5af | bellard | tcg_gen_ext16u_tl(cpu_T[0], cpu_T[0]); |
4407 | 0211e5af | bellard | tcg_gen_ext16u_tl(cpu_T[1], cpu_T[1]); |
4408 | 0211e5af | bellard | /* XXX: use 32 bit mul which could be faster */
|
4409 | 0211e5af | bellard | tcg_gen_mul_tl(cpu_T[0], cpu_T[0], cpu_T[1]); |
4410 | 0211e5af | bellard | gen_op_mov_reg_T0(OT_WORD, R_EAX); |
4411 | 0211e5af | bellard | tcg_gen_mov_tl(cpu_cc_dst, cpu_T[0]);
|
4412 | 0211e5af | bellard | tcg_gen_shri_tl(cpu_T[0], cpu_T[0], 16); |
4413 | 0211e5af | bellard | gen_op_mov_reg_T0(OT_WORD, R_EDX); |
4414 | 0211e5af | bellard | tcg_gen_mov_tl(cpu_cc_src, cpu_T[0]);
|
4415 | d36cd60e | bellard | s->cc_op = CC_OP_MULW; |
4416 | 2c0262af | bellard | break;
|
4417 | 2c0262af | bellard | default:
|
4418 | 2c0262af | bellard | case OT_LONG:
|
4419 | 0211e5af | bellard | #ifdef TARGET_X86_64
|
4420 | 0211e5af | bellard | gen_op_mov_TN_reg(OT_LONG, 1, R_EAX);
|
4421 | 0211e5af | bellard | tcg_gen_ext32u_tl(cpu_T[0], cpu_T[0]); |
4422 | 0211e5af | bellard | tcg_gen_ext32u_tl(cpu_T[1], cpu_T[1]); |
4423 | 0211e5af | bellard | tcg_gen_mul_tl(cpu_T[0], cpu_T[0], cpu_T[1]); |
4424 | 0211e5af | bellard | gen_op_mov_reg_T0(OT_LONG, R_EAX); |
4425 | 0211e5af | bellard | tcg_gen_mov_tl(cpu_cc_dst, cpu_T[0]);
|
4426 | 0211e5af | bellard | tcg_gen_shri_tl(cpu_T[0], cpu_T[0], 32); |
4427 | 0211e5af | bellard | gen_op_mov_reg_T0(OT_LONG, R_EDX); |
4428 | 0211e5af | bellard | tcg_gen_mov_tl(cpu_cc_src, cpu_T[0]);
|
4429 | 0211e5af | bellard | #else
|
4430 | 0211e5af | bellard | { |
4431 | a7812ae4 | pbrook | TCGv_i64 t0, t1; |
4432 | a7812ae4 | pbrook | t0 = tcg_temp_new_i64(); |
4433 | a7812ae4 | pbrook | t1 = tcg_temp_new_i64(); |
4434 | 0211e5af | bellard | gen_op_mov_TN_reg(OT_LONG, 1, R_EAX);
|
4435 | 0211e5af | bellard | tcg_gen_extu_i32_i64(t0, cpu_T[0]);
|
4436 | 0211e5af | bellard | tcg_gen_extu_i32_i64(t1, cpu_T[1]);
|
4437 | 0211e5af | bellard | tcg_gen_mul_i64(t0, t0, t1); |
4438 | 0211e5af | bellard | tcg_gen_trunc_i64_i32(cpu_T[0], t0);
|
4439 | 0211e5af | bellard | gen_op_mov_reg_T0(OT_LONG, R_EAX); |
4440 | 0211e5af | bellard | tcg_gen_mov_tl(cpu_cc_dst, cpu_T[0]);
|
4441 | 0211e5af | bellard | tcg_gen_shri_i64(t0, t0, 32);
|
4442 | 0211e5af | bellard | tcg_gen_trunc_i64_i32(cpu_T[0], t0);
|
4443 | 0211e5af | bellard | gen_op_mov_reg_T0(OT_LONG, R_EDX); |
4444 | 0211e5af | bellard | tcg_gen_mov_tl(cpu_cc_src, cpu_T[0]);
|
4445 | 0211e5af | bellard | } |
4446 | 0211e5af | bellard | #endif
|
4447 | d36cd60e | bellard | s->cc_op = CC_OP_MULL; |
4448 | 2c0262af | bellard | break;
|
4449 | 14ce26e7 | bellard | #ifdef TARGET_X86_64
|
4450 | 14ce26e7 | bellard | case OT_QUAD:
|
4451 | a7812ae4 | pbrook | gen_helper_mulq_EAX_T0(cpu_T[0]);
|
4452 | 14ce26e7 | bellard | s->cc_op = CC_OP_MULQ; |
4453 | 14ce26e7 | bellard | break;
|
4454 | 14ce26e7 | bellard | #endif
|
4455 | 2c0262af | bellard | } |
4456 | 2c0262af | bellard | break;
|
4457 | 2c0262af | bellard | case 5: /* imul */ |
4458 | 2c0262af | bellard | switch(ot) {
|
4459 | 2c0262af | bellard | case OT_BYTE:
|
4460 | 0211e5af | bellard | gen_op_mov_TN_reg(OT_BYTE, 1, R_EAX);
|
4461 | 0211e5af | bellard | tcg_gen_ext8s_tl(cpu_T[0], cpu_T[0]); |
4462 | 0211e5af | bellard | tcg_gen_ext8s_tl(cpu_T[1], cpu_T[1]); |
4463 | 0211e5af | bellard | /* XXX: use 32 bit mul which could be faster */
|
4464 | 0211e5af | bellard | tcg_gen_mul_tl(cpu_T[0], cpu_T[0], cpu_T[1]); |
4465 | 0211e5af | bellard | gen_op_mov_reg_T0(OT_WORD, R_EAX); |
4466 | 0211e5af | bellard | tcg_gen_mov_tl(cpu_cc_dst, cpu_T[0]);
|
4467 | 0211e5af | bellard | tcg_gen_ext8s_tl(cpu_tmp0, cpu_T[0]);
|
4468 | 0211e5af | bellard | tcg_gen_sub_tl(cpu_cc_src, cpu_T[0], cpu_tmp0);
|
4469 | d36cd60e | bellard | s->cc_op = CC_OP_MULB; |
4470 | 2c0262af | bellard | break;
|
4471 | 2c0262af | bellard | case OT_WORD:
|
4472 | 0211e5af | bellard | gen_op_mov_TN_reg(OT_WORD, 1, R_EAX);
|
4473 | 0211e5af | bellard | tcg_gen_ext16s_tl(cpu_T[0], cpu_T[0]); |
4474 | 0211e5af | bellard | tcg_gen_ext16s_tl(cpu_T[1], cpu_T[1]); |
4475 | 0211e5af | bellard | /* XXX: use 32 bit mul which could be faster */
|
4476 | 0211e5af | bellard | tcg_gen_mul_tl(cpu_T[0], cpu_T[0], cpu_T[1]); |
4477 | 0211e5af | bellard | gen_op_mov_reg_T0(OT_WORD, R_EAX); |
4478 | 0211e5af | bellard | tcg_gen_mov_tl(cpu_cc_dst, cpu_T[0]);
|
4479 | 0211e5af | bellard | tcg_gen_ext16s_tl(cpu_tmp0, cpu_T[0]);
|
4480 | 0211e5af | bellard | tcg_gen_sub_tl(cpu_cc_src, cpu_T[0], cpu_tmp0);
|
4481 | 0211e5af | bellard | tcg_gen_shri_tl(cpu_T[0], cpu_T[0], 16); |
4482 | 0211e5af | bellard | gen_op_mov_reg_T0(OT_WORD, R_EDX); |
4483 | d36cd60e | bellard | s->cc_op = CC_OP_MULW; |
4484 | 2c0262af | bellard | break;
|
4485 | 2c0262af | bellard | default:
|
4486 | 2c0262af | bellard | case OT_LONG:
|
4487 | 0211e5af | bellard | #ifdef TARGET_X86_64
|
4488 | 0211e5af | bellard | gen_op_mov_TN_reg(OT_LONG, 1, R_EAX);
|
4489 | 0211e5af | bellard | tcg_gen_ext32s_tl(cpu_T[0], cpu_T[0]); |
4490 | 0211e5af | bellard | tcg_gen_ext32s_tl(cpu_T[1], cpu_T[1]); |
4491 | 0211e5af | bellard | tcg_gen_mul_tl(cpu_T[0], cpu_T[0], cpu_T[1]); |
4492 | 0211e5af | bellard | gen_op_mov_reg_T0(OT_LONG, R_EAX); |
4493 | 0211e5af | bellard | tcg_gen_mov_tl(cpu_cc_dst, cpu_T[0]);
|
4494 | 0211e5af | bellard | tcg_gen_ext32s_tl(cpu_tmp0, cpu_T[0]);
|
4495 | 0211e5af | bellard | tcg_gen_sub_tl(cpu_cc_src, cpu_T[0], cpu_tmp0);
|
4496 | 0211e5af | bellard | tcg_gen_shri_tl(cpu_T[0], cpu_T[0], 32); |
4497 | 0211e5af | bellard | gen_op_mov_reg_T0(OT_LONG, R_EDX); |
4498 | 0211e5af | bellard | #else
|
4499 | 0211e5af | bellard | { |
4500 | a7812ae4 | pbrook | TCGv_i64 t0, t1; |
4501 | a7812ae4 | pbrook | t0 = tcg_temp_new_i64(); |
4502 | a7812ae4 | pbrook | t1 = tcg_temp_new_i64(); |
4503 | 0211e5af | bellard | gen_op_mov_TN_reg(OT_LONG, 1, R_EAX);
|
4504 | 0211e5af | bellard | tcg_gen_ext_i32_i64(t0, cpu_T[0]);
|
4505 | 0211e5af | bellard | tcg_gen_ext_i32_i64(t1, cpu_T[1]);
|
4506 | 0211e5af | bellard | tcg_gen_mul_i64(t0, t0, t1); |
4507 | 0211e5af | bellard | tcg_gen_trunc_i64_i32(cpu_T[0], t0);
|
4508 | 0211e5af | bellard | gen_op_mov_reg_T0(OT_LONG, R_EAX); |
4509 | 0211e5af | bellard | tcg_gen_mov_tl(cpu_cc_dst, cpu_T[0]);
|
4510 | 0211e5af | bellard | tcg_gen_sari_tl(cpu_tmp0, cpu_T[0], 31); |
4511 | 0211e5af | bellard | tcg_gen_shri_i64(t0, t0, 32);
|
4512 | 0211e5af | bellard | tcg_gen_trunc_i64_i32(cpu_T[0], t0);
|
4513 | 0211e5af | bellard | gen_op_mov_reg_T0(OT_LONG, R_EDX); |
4514 | 0211e5af | bellard | tcg_gen_sub_tl(cpu_cc_src, cpu_T[0], cpu_tmp0);
|
4515 | 0211e5af | bellard | } |
4516 | 0211e5af | bellard | #endif
|
4517 | d36cd60e | bellard | s->cc_op = CC_OP_MULL; |
4518 | 2c0262af | bellard | break;
|
4519 | 14ce26e7 | bellard | #ifdef TARGET_X86_64
|
4520 | 14ce26e7 | bellard | case OT_QUAD:
|
4521 | a7812ae4 | pbrook | gen_helper_imulq_EAX_T0(cpu_T[0]);
|
4522 | 14ce26e7 | bellard | s->cc_op = CC_OP_MULQ; |
4523 | 14ce26e7 | bellard | break;
|
4524 | 14ce26e7 | bellard | #endif
|
4525 | 2c0262af | bellard | } |
4526 | 2c0262af | bellard | break;
|
4527 | 2c0262af | bellard | case 6: /* div */ |
4528 | 2c0262af | bellard | switch(ot) {
|
4529 | 2c0262af | bellard | case OT_BYTE:
|
4530 | 14ce26e7 | bellard | gen_jmp_im(pc_start - s->cs_base); |
4531 | a7812ae4 | pbrook | gen_helper_divb_AL(cpu_T[0]);
|
4532 | 2c0262af | bellard | break;
|
4533 | 2c0262af | bellard | case OT_WORD:
|
4534 | 14ce26e7 | bellard | gen_jmp_im(pc_start - s->cs_base); |
4535 | a7812ae4 | pbrook | gen_helper_divw_AX(cpu_T[0]);
|
4536 | 2c0262af | bellard | break;
|
4537 | 2c0262af | bellard | default:
|
4538 | 2c0262af | bellard | case OT_LONG:
|
4539 | 14ce26e7 | bellard | gen_jmp_im(pc_start - s->cs_base); |
4540 | a7812ae4 | pbrook | gen_helper_divl_EAX(cpu_T[0]);
|
4541 | 14ce26e7 | bellard | break;
|
4542 | 14ce26e7 | bellard | #ifdef TARGET_X86_64
|
4543 | 14ce26e7 | bellard | case OT_QUAD:
|
4544 | 14ce26e7 | bellard | gen_jmp_im(pc_start - s->cs_base); |
4545 | a7812ae4 | pbrook | gen_helper_divq_EAX(cpu_T[0]);
|
4546 | 2c0262af | bellard | break;
|
4547 | 14ce26e7 | bellard | #endif
|
4548 | 2c0262af | bellard | } |
4549 | 2c0262af | bellard | break;
|
4550 | 2c0262af | bellard | case 7: /* idiv */ |
4551 | 2c0262af | bellard | switch(ot) {
|
4552 | 2c0262af | bellard | case OT_BYTE:
|
4553 | 14ce26e7 | bellard | gen_jmp_im(pc_start - s->cs_base); |
4554 | a7812ae4 | pbrook | gen_helper_idivb_AL(cpu_T[0]);
|
4555 | 2c0262af | bellard | break;
|
4556 | 2c0262af | bellard | case OT_WORD:
|
4557 | 14ce26e7 | bellard | gen_jmp_im(pc_start - s->cs_base); |
4558 | a7812ae4 | pbrook | gen_helper_idivw_AX(cpu_T[0]);
|
4559 | 2c0262af | bellard | break;
|
4560 | 2c0262af | bellard | default:
|
4561 | 2c0262af | bellard | case OT_LONG:
|
4562 | 14ce26e7 | bellard | gen_jmp_im(pc_start - s->cs_base); |
4563 | a7812ae4 | pbrook | gen_helper_idivl_EAX(cpu_T[0]);
|
4564 | 14ce26e7 | bellard | break;
|
4565 | 14ce26e7 | bellard | #ifdef TARGET_X86_64
|
4566 | 14ce26e7 | bellard | case OT_QUAD:
|
4567 | 14ce26e7 | bellard | gen_jmp_im(pc_start - s->cs_base); |
4568 | a7812ae4 | pbrook | gen_helper_idivq_EAX(cpu_T[0]);
|
4569 | 2c0262af | bellard | break;
|
4570 | 14ce26e7 | bellard | #endif
|
4571 | 2c0262af | bellard | } |
4572 | 2c0262af | bellard | break;
|
4573 | 2c0262af | bellard | default:
|
4574 | 2c0262af | bellard | goto illegal_op;
|
4575 | 2c0262af | bellard | } |
4576 | 2c0262af | bellard | break;
|
4577 | 2c0262af | bellard | |
4578 | 2c0262af | bellard | case 0xfe: /* GRP4 */ |
4579 | 2c0262af | bellard | case 0xff: /* GRP5 */ |
4580 | 2c0262af | bellard | if ((b & 1) == 0) |
4581 | 2c0262af | bellard | ot = OT_BYTE; |
4582 | 2c0262af | bellard | else
|
4583 | 14ce26e7 | bellard | ot = dflag + OT_WORD; |
4584 | 2c0262af | bellard | |
4585 | 61382a50 | bellard | modrm = ldub_code(s->pc++); |
4586 | 2c0262af | bellard | mod = (modrm >> 6) & 3; |
4587 | 14ce26e7 | bellard | rm = (modrm & 7) | REX_B(s);
|
4588 | 2c0262af | bellard | op = (modrm >> 3) & 7; |
4589 | 2c0262af | bellard | if (op >= 2 && b == 0xfe) { |
4590 | 2c0262af | bellard | goto illegal_op;
|
4591 | 2c0262af | bellard | } |
4592 | 14ce26e7 | bellard | if (CODE64(s)) {
|
4593 | aba9d61e | bellard | if (op == 2 || op == 4) { |
4594 | 14ce26e7 | bellard | /* operand size for jumps is 64 bit */
|
4595 | 14ce26e7 | bellard | ot = OT_QUAD; |
4596 | aba9d61e | bellard | } else if (op == 3 || op == 5) { |
4597 | 41b1e61f | malc | ot = dflag ? OT_LONG + (rex_w == 1) : OT_WORD;
|
4598 | 14ce26e7 | bellard | } else if (op == 6) { |
4599 | 14ce26e7 | bellard | /* default push size is 64 bit */
|
4600 | 14ce26e7 | bellard | ot = dflag ? OT_QUAD : OT_WORD; |
4601 | 14ce26e7 | bellard | } |
4602 | 14ce26e7 | bellard | } |
4603 | 2c0262af | bellard | if (mod != 3) { |
4604 | 2c0262af | bellard | gen_lea_modrm(s, modrm, ®_addr, &offset_addr); |
4605 | 2c0262af | bellard | if (op >= 2 && op != 3 && op != 5) |
4606 | 57fec1fe | bellard | gen_op_ld_T0_A0(ot + s->mem_index); |
4607 | 2c0262af | bellard | } else {
|
4608 | 57fec1fe | bellard | gen_op_mov_TN_reg(ot, 0, rm);
|
4609 | 2c0262af | bellard | } |
4610 | 2c0262af | bellard | |
4611 | 2c0262af | bellard | switch(op) {
|
4612 | 2c0262af | bellard | case 0: /* inc Ev */ |
4613 | 2c0262af | bellard | if (mod != 3) |
4614 | 2c0262af | bellard | opreg = OR_TMP0; |
4615 | 2c0262af | bellard | else
|
4616 | 2c0262af | bellard | opreg = rm; |
4617 | 2c0262af | bellard | gen_inc(s, ot, opreg, 1);
|
4618 | 2c0262af | bellard | break;
|
4619 | 2c0262af | bellard | case 1: /* dec Ev */ |
4620 | 2c0262af | bellard | if (mod != 3) |
4621 | 2c0262af | bellard | opreg = OR_TMP0; |
4622 | 2c0262af | bellard | else
|
4623 | 2c0262af | bellard | opreg = rm; |
4624 | 2c0262af | bellard | gen_inc(s, ot, opreg, -1);
|
4625 | 2c0262af | bellard | break;
|
4626 | 2c0262af | bellard | case 2: /* call Ev */ |
4627 | 4f31916f | bellard | /* XXX: optimize if memory (no 'and' is necessary) */
|
4628 | 2c0262af | bellard | if (s->dflag == 0) |
4629 | 2c0262af | bellard | gen_op_andl_T0_ffff(); |
4630 | 2c0262af | bellard | next_eip = s->pc - s->cs_base; |
4631 | 1ef38687 | bellard | gen_movtl_T1_im(next_eip); |
4632 | 4f31916f | bellard | gen_push_T1(s); |
4633 | 4f31916f | bellard | gen_op_jmp_T0(); |
4634 | 2c0262af | bellard | gen_eob(s); |
4635 | 2c0262af | bellard | break;
|
4636 | 61382a50 | bellard | case 3: /* lcall Ev */ |
4637 | 57fec1fe | bellard | gen_op_ld_T1_A0(ot + s->mem_index); |
4638 | aba9d61e | bellard | gen_add_A0_im(s, 1 << (ot - OT_WORD + 1)); |
4639 | 57fec1fe | bellard | gen_op_ldu_T0_A0(OT_WORD + s->mem_index); |
4640 | 2c0262af | bellard | do_lcall:
|
4641 | 2c0262af | bellard | if (s->pe && !s->vm86) {
|
4642 | 2c0262af | bellard | if (s->cc_op != CC_OP_DYNAMIC)
|
4643 | 2c0262af | bellard | gen_op_set_cc_op(s->cc_op); |
4644 | 14ce26e7 | bellard | gen_jmp_im(pc_start - s->cs_base); |
4645 | b6abf97d | bellard | tcg_gen_trunc_tl_i32(cpu_tmp2_i32, cpu_T[0]);
|
4646 | a7812ae4 | pbrook | gen_helper_lcall_protected(cpu_tmp2_i32, cpu_T[1],
|
4647 | a7812ae4 | pbrook | tcg_const_i32(dflag), |
4648 | a7812ae4 | pbrook | tcg_const_i32(s->pc - pc_start)); |
4649 | 2c0262af | bellard | } else {
|
4650 | b6abf97d | bellard | tcg_gen_trunc_tl_i32(cpu_tmp2_i32, cpu_T[0]);
|
4651 | a7812ae4 | pbrook | gen_helper_lcall_real(cpu_tmp2_i32, cpu_T[1],
|
4652 | a7812ae4 | pbrook | tcg_const_i32(dflag), |
4653 | a7812ae4 | pbrook | tcg_const_i32(s->pc - s->cs_base)); |
4654 | 2c0262af | bellard | } |
4655 | 2c0262af | bellard | gen_eob(s); |
4656 | 2c0262af | bellard | break;
|
4657 | 2c0262af | bellard | case 4: /* jmp Ev */ |
4658 | 2c0262af | bellard | if (s->dflag == 0) |
4659 | 2c0262af | bellard | gen_op_andl_T0_ffff(); |
4660 | 2c0262af | bellard | gen_op_jmp_T0(); |
4661 | 2c0262af | bellard | gen_eob(s); |
4662 | 2c0262af | bellard | break;
|
4663 | 2c0262af | bellard | case 5: /* ljmp Ev */ |
4664 | 57fec1fe | bellard | gen_op_ld_T1_A0(ot + s->mem_index); |
4665 | aba9d61e | bellard | gen_add_A0_im(s, 1 << (ot - OT_WORD + 1)); |
4666 | 57fec1fe | bellard | gen_op_ldu_T0_A0(OT_WORD + s->mem_index); |
4667 | 2c0262af | bellard | do_ljmp:
|
4668 | 2c0262af | bellard | if (s->pe && !s->vm86) {
|
4669 | 2c0262af | bellard | if (s->cc_op != CC_OP_DYNAMIC)
|
4670 | 2c0262af | bellard | gen_op_set_cc_op(s->cc_op); |
4671 | 14ce26e7 | bellard | gen_jmp_im(pc_start - s->cs_base); |
4672 | b6abf97d | bellard | tcg_gen_trunc_tl_i32(cpu_tmp2_i32, cpu_T[0]);
|
4673 | a7812ae4 | pbrook | gen_helper_ljmp_protected(cpu_tmp2_i32, cpu_T[1],
|
4674 | a7812ae4 | pbrook | tcg_const_i32(s->pc - pc_start)); |
4675 | 2c0262af | bellard | } else {
|
4676 | 3bd7da9e | bellard | gen_op_movl_seg_T0_vm(R_CS); |
4677 | 2c0262af | bellard | gen_op_movl_T0_T1(); |
4678 | 2c0262af | bellard | gen_op_jmp_T0(); |
4679 | 2c0262af | bellard | } |
4680 | 2c0262af | bellard | gen_eob(s); |
4681 | 2c0262af | bellard | break;
|
4682 | 2c0262af | bellard | case 6: /* push Ev */ |
4683 | 2c0262af | bellard | gen_push_T0(s); |
4684 | 2c0262af | bellard | break;
|
4685 | 2c0262af | bellard | default:
|
4686 | 2c0262af | bellard | goto illegal_op;
|
4687 | 2c0262af | bellard | } |
4688 | 2c0262af | bellard | break;
|
4689 | 2c0262af | bellard | |
4690 | 2c0262af | bellard | case 0x84: /* test Ev, Gv */ |
4691 | 5fafdf24 | ths | case 0x85: |
4692 | 2c0262af | bellard | if ((b & 1) == 0) |
4693 | 2c0262af | bellard | ot = OT_BYTE; |
4694 | 2c0262af | bellard | else
|
4695 | 14ce26e7 | bellard | ot = dflag + OT_WORD; |
4696 | 2c0262af | bellard | |
4697 | 61382a50 | bellard | modrm = ldub_code(s->pc++); |
4698 | 14ce26e7 | bellard | reg = ((modrm >> 3) & 7) | rex_r; |
4699 | 3b46e624 | ths | |
4700 | 2c0262af | bellard | gen_ldst_modrm(s, modrm, ot, OR_TMP0, 0);
|
4701 | 57fec1fe | bellard | gen_op_mov_TN_reg(ot, 1, reg);
|
4702 | 2c0262af | bellard | gen_op_testl_T0_T1_cc(); |
4703 | 2c0262af | bellard | s->cc_op = CC_OP_LOGICB + ot; |
4704 | 2c0262af | bellard | break;
|
4705 | 3b46e624 | ths | |
4706 | 2c0262af | bellard | case 0xa8: /* test eAX, Iv */ |
4707 | 2c0262af | bellard | case 0xa9: |
4708 | 2c0262af | bellard | if ((b & 1) == 0) |
4709 | 2c0262af | bellard | ot = OT_BYTE; |
4710 | 2c0262af | bellard | else
|
4711 | 14ce26e7 | bellard | ot = dflag + OT_WORD; |
4712 | 2c0262af | bellard | val = insn_get(s, ot); |
4713 | 2c0262af | bellard | |
4714 | 57fec1fe | bellard | gen_op_mov_TN_reg(ot, 0, OR_EAX);
|
4715 | 2c0262af | bellard | gen_op_movl_T1_im(val); |
4716 | 2c0262af | bellard | gen_op_testl_T0_T1_cc(); |
4717 | 2c0262af | bellard | s->cc_op = CC_OP_LOGICB + ot; |
4718 | 2c0262af | bellard | break;
|
4719 | 3b46e624 | ths | |
4720 | 2c0262af | bellard | case 0x98: /* CWDE/CBW */ |
4721 | 14ce26e7 | bellard | #ifdef TARGET_X86_64
|
4722 | 14ce26e7 | bellard | if (dflag == 2) { |
4723 | e108dd01 | bellard | gen_op_mov_TN_reg(OT_LONG, 0, R_EAX);
|
4724 | e108dd01 | bellard | tcg_gen_ext32s_tl(cpu_T[0], cpu_T[0]); |
4725 | e108dd01 | bellard | gen_op_mov_reg_T0(OT_QUAD, R_EAX); |
4726 | 14ce26e7 | bellard | } else
|
4727 | 14ce26e7 | bellard | #endif
|
4728 | e108dd01 | bellard | if (dflag == 1) { |
4729 | e108dd01 | bellard | gen_op_mov_TN_reg(OT_WORD, 0, R_EAX);
|
4730 | e108dd01 | bellard | tcg_gen_ext16s_tl(cpu_T[0], cpu_T[0]); |
4731 | e108dd01 | bellard | gen_op_mov_reg_T0(OT_LONG, R_EAX); |
4732 | e108dd01 | bellard | } else {
|
4733 | e108dd01 | bellard | gen_op_mov_TN_reg(OT_BYTE, 0, R_EAX);
|
4734 | e108dd01 | bellard | tcg_gen_ext8s_tl(cpu_T[0], cpu_T[0]); |
4735 | e108dd01 | bellard | gen_op_mov_reg_T0(OT_WORD, R_EAX); |
4736 | e108dd01 | bellard | } |
4737 | 2c0262af | bellard | break;
|
4738 | 2c0262af | bellard | case 0x99: /* CDQ/CWD */ |
4739 | 14ce26e7 | bellard | #ifdef TARGET_X86_64
|
4740 | 14ce26e7 | bellard | if (dflag == 2) { |
4741 | e108dd01 | bellard | gen_op_mov_TN_reg(OT_QUAD, 0, R_EAX);
|
4742 | e108dd01 | bellard | tcg_gen_sari_tl(cpu_T[0], cpu_T[0], 63); |
4743 | e108dd01 | bellard | gen_op_mov_reg_T0(OT_QUAD, R_EDX); |
4744 | 14ce26e7 | bellard | } else
|
4745 | 14ce26e7 | bellard | #endif
|
4746 | e108dd01 | bellard | if (dflag == 1) { |
4747 | e108dd01 | bellard | gen_op_mov_TN_reg(OT_LONG, 0, R_EAX);
|
4748 | e108dd01 | bellard | tcg_gen_ext32s_tl(cpu_T[0], cpu_T[0]); |
4749 | e108dd01 | bellard | tcg_gen_sari_tl(cpu_T[0], cpu_T[0], 31); |
4750 | e108dd01 | bellard | gen_op_mov_reg_T0(OT_LONG, R_EDX); |
4751 | e108dd01 | bellard | } else {
|
4752 | e108dd01 | bellard | gen_op_mov_TN_reg(OT_WORD, 0, R_EAX);
|
4753 | e108dd01 | bellard | tcg_gen_ext16s_tl(cpu_T[0], cpu_T[0]); |
4754 | e108dd01 | bellard | tcg_gen_sari_tl(cpu_T[0], cpu_T[0], 15); |
4755 | e108dd01 | bellard | gen_op_mov_reg_T0(OT_WORD, R_EDX); |
4756 | e108dd01 | bellard | } |
4757 | 2c0262af | bellard | break;
|
4758 | 2c0262af | bellard | case 0x1af: /* imul Gv, Ev */ |
4759 | 2c0262af | bellard | case 0x69: /* imul Gv, Ev, I */ |
4760 | 2c0262af | bellard | case 0x6b: |
4761 | 14ce26e7 | bellard | ot = dflag + OT_WORD; |
4762 | 61382a50 | bellard | modrm = ldub_code(s->pc++); |
4763 | 14ce26e7 | bellard | reg = ((modrm >> 3) & 7) | rex_r; |
4764 | 14ce26e7 | bellard | if (b == 0x69) |
4765 | 14ce26e7 | bellard | s->rip_offset = insn_const_size(ot); |
4766 | 14ce26e7 | bellard | else if (b == 0x6b) |
4767 | 14ce26e7 | bellard | s->rip_offset = 1;
|
4768 | 2c0262af | bellard | gen_ldst_modrm(s, modrm, ot, OR_TMP0, 0);
|
4769 | 2c0262af | bellard | if (b == 0x69) { |
4770 | 2c0262af | bellard | val = insn_get(s, ot); |
4771 | 2c0262af | bellard | gen_op_movl_T1_im(val); |
4772 | 2c0262af | bellard | } else if (b == 0x6b) { |
4773 | d64477af | bellard | val = (int8_t)insn_get(s, OT_BYTE); |
4774 | 2c0262af | bellard | gen_op_movl_T1_im(val); |
4775 | 2c0262af | bellard | } else {
|
4776 | 57fec1fe | bellard | gen_op_mov_TN_reg(ot, 1, reg);
|
4777 | 2c0262af | bellard | } |
4778 | 2c0262af | bellard | |
4779 | 14ce26e7 | bellard | #ifdef TARGET_X86_64
|
4780 | 14ce26e7 | bellard | if (ot == OT_QUAD) {
|
4781 | a7812ae4 | pbrook | gen_helper_imulq_T0_T1(cpu_T[0], cpu_T[0], cpu_T[1]); |
4782 | 14ce26e7 | bellard | } else
|
4783 | 14ce26e7 | bellard | #endif
|
4784 | 2c0262af | bellard | if (ot == OT_LONG) {
|
4785 | 0211e5af | bellard | #ifdef TARGET_X86_64
|
4786 | 0211e5af | bellard | tcg_gen_ext32s_tl(cpu_T[0], cpu_T[0]); |
4787 | 0211e5af | bellard | tcg_gen_ext32s_tl(cpu_T[1], cpu_T[1]); |
4788 | 0211e5af | bellard | tcg_gen_mul_tl(cpu_T[0], cpu_T[0], cpu_T[1]); |
4789 | 0211e5af | bellard | tcg_gen_mov_tl(cpu_cc_dst, cpu_T[0]);
|
4790 | 0211e5af | bellard | tcg_gen_ext32s_tl(cpu_tmp0, cpu_T[0]);
|
4791 | 0211e5af | bellard | tcg_gen_sub_tl(cpu_cc_src, cpu_T[0], cpu_tmp0);
|
4792 | 0211e5af | bellard | #else
|
4793 | 0211e5af | bellard | { |
4794 | a7812ae4 | pbrook | TCGv_i64 t0, t1; |
4795 | a7812ae4 | pbrook | t0 = tcg_temp_new_i64(); |
4796 | a7812ae4 | pbrook | t1 = tcg_temp_new_i64(); |
4797 | 0211e5af | bellard | tcg_gen_ext_i32_i64(t0, cpu_T[0]);
|
4798 | 0211e5af | bellard | tcg_gen_ext_i32_i64(t1, cpu_T[1]);
|
4799 | 0211e5af | bellard | tcg_gen_mul_i64(t0, t0, t1); |
4800 | 0211e5af | bellard | tcg_gen_trunc_i64_i32(cpu_T[0], t0);
|
4801 | 0211e5af | bellard | tcg_gen_mov_tl(cpu_cc_dst, cpu_T[0]);
|
4802 | 0211e5af | bellard | tcg_gen_sari_tl(cpu_tmp0, cpu_T[0], 31); |
4803 | 0211e5af | bellard | tcg_gen_shri_i64(t0, t0, 32);
|
4804 | 0211e5af | bellard | tcg_gen_trunc_i64_i32(cpu_T[1], t0);
|
4805 | 0211e5af | bellard | tcg_gen_sub_tl(cpu_cc_src, cpu_T[1], cpu_tmp0);
|
4806 | 0211e5af | bellard | } |
4807 | 0211e5af | bellard | #endif
|
4808 | 2c0262af | bellard | } else {
|
4809 | 0211e5af | bellard | tcg_gen_ext16s_tl(cpu_T[0], cpu_T[0]); |
4810 | 0211e5af | bellard | tcg_gen_ext16s_tl(cpu_T[1], cpu_T[1]); |
4811 | 0211e5af | bellard | /* XXX: use 32 bit mul which could be faster */
|
4812 | 0211e5af | bellard | tcg_gen_mul_tl(cpu_T[0], cpu_T[0], cpu_T[1]); |
4813 | 0211e5af | bellard | tcg_gen_mov_tl(cpu_cc_dst, cpu_T[0]);
|
4814 | 0211e5af | bellard | tcg_gen_ext16s_tl(cpu_tmp0, cpu_T[0]);
|
4815 | 0211e5af | bellard | tcg_gen_sub_tl(cpu_cc_src, cpu_T[0], cpu_tmp0);
|
4816 | 2c0262af | bellard | } |
4817 | 57fec1fe | bellard | gen_op_mov_reg_T0(ot, reg); |
4818 | d36cd60e | bellard | s->cc_op = CC_OP_MULB + ot; |
4819 | 2c0262af | bellard | break;
|
4820 | 2c0262af | bellard | case 0x1c0: |
4821 | 2c0262af | bellard | case 0x1c1: /* xadd Ev, Gv */ |
4822 | 2c0262af | bellard | if ((b & 1) == 0) |
4823 | 2c0262af | bellard | ot = OT_BYTE; |
4824 | 2c0262af | bellard | else
|
4825 | 14ce26e7 | bellard | ot = dflag + OT_WORD; |
4826 | 61382a50 | bellard | modrm = ldub_code(s->pc++); |
4827 | 14ce26e7 | bellard | reg = ((modrm >> 3) & 7) | rex_r; |
4828 | 2c0262af | bellard | mod = (modrm >> 6) & 3; |
4829 | 2c0262af | bellard | if (mod == 3) { |
4830 | 14ce26e7 | bellard | rm = (modrm & 7) | REX_B(s);
|
4831 | 57fec1fe | bellard | gen_op_mov_TN_reg(ot, 0, reg);
|
4832 | 57fec1fe | bellard | gen_op_mov_TN_reg(ot, 1, rm);
|
4833 | 2c0262af | bellard | gen_op_addl_T0_T1(); |
4834 | 57fec1fe | bellard | gen_op_mov_reg_T1(ot, reg); |
4835 | 57fec1fe | bellard | gen_op_mov_reg_T0(ot, rm); |
4836 | 2c0262af | bellard | } else {
|
4837 | 2c0262af | bellard | gen_lea_modrm(s, modrm, ®_addr, &offset_addr); |
4838 | 57fec1fe | bellard | gen_op_mov_TN_reg(ot, 0, reg);
|
4839 | 57fec1fe | bellard | gen_op_ld_T1_A0(ot + s->mem_index); |
4840 | 2c0262af | bellard | gen_op_addl_T0_T1(); |
4841 | 57fec1fe | bellard | gen_op_st_T0_A0(ot + s->mem_index); |
4842 | 57fec1fe | bellard | gen_op_mov_reg_T1(ot, reg); |
4843 | 2c0262af | bellard | } |
4844 | 2c0262af | bellard | gen_op_update2_cc(); |
4845 | 2c0262af | bellard | s->cc_op = CC_OP_ADDB + ot; |
4846 | 2c0262af | bellard | break;
|
4847 | 2c0262af | bellard | case 0x1b0: |
4848 | 2c0262af | bellard | case 0x1b1: /* cmpxchg Ev, Gv */ |
4849 | cad3a37d | bellard | { |
4850 | 1130328e | bellard | int label1, label2;
|
4851 | 1e4840bf | bellard | TCGv t0, t1, t2, a0; |
4852 | cad3a37d | bellard | |
4853 | cad3a37d | bellard | if ((b & 1) == 0) |
4854 | cad3a37d | bellard | ot = OT_BYTE; |
4855 | cad3a37d | bellard | else
|
4856 | cad3a37d | bellard | ot = dflag + OT_WORD; |
4857 | cad3a37d | bellard | modrm = ldub_code(s->pc++); |
4858 | cad3a37d | bellard | reg = ((modrm >> 3) & 7) | rex_r; |
4859 | cad3a37d | bellard | mod = (modrm >> 6) & 3; |
4860 | a7812ae4 | pbrook | t0 = tcg_temp_local_new(); |
4861 | a7812ae4 | pbrook | t1 = tcg_temp_local_new(); |
4862 | a7812ae4 | pbrook | t2 = tcg_temp_local_new(); |
4863 | a7812ae4 | pbrook | a0 = tcg_temp_local_new(); |
4864 | 1e4840bf | bellard | gen_op_mov_v_reg(ot, t1, reg); |
4865 | cad3a37d | bellard | if (mod == 3) { |
4866 | cad3a37d | bellard | rm = (modrm & 7) | REX_B(s);
|
4867 | 1e4840bf | bellard | gen_op_mov_v_reg(ot, t0, rm); |
4868 | cad3a37d | bellard | } else {
|
4869 | cad3a37d | bellard | gen_lea_modrm(s, modrm, ®_addr, &offset_addr); |
4870 | 1e4840bf | bellard | tcg_gen_mov_tl(a0, cpu_A0); |
4871 | 1e4840bf | bellard | gen_op_ld_v(ot + s->mem_index, t0, a0); |
4872 | cad3a37d | bellard | rm = 0; /* avoid warning */ |
4873 | cad3a37d | bellard | } |
4874 | cad3a37d | bellard | label1 = gen_new_label(); |
4875 | cc739bb0 | Laurent Desnogues | tcg_gen_sub_tl(t2, cpu_regs[R_EAX], t0); |
4876 | 1e4840bf | bellard | gen_extu(ot, t2); |
4877 | 1e4840bf | bellard | tcg_gen_brcondi_tl(TCG_COND_EQ, t2, 0, label1);
|
4878 | cad3a37d | bellard | if (mod == 3) { |
4879 | 1130328e | bellard | label2 = gen_new_label(); |
4880 | 1e4840bf | bellard | gen_op_mov_reg_v(ot, R_EAX, t0); |
4881 | 1130328e | bellard | tcg_gen_br(label2); |
4882 | 1130328e | bellard | gen_set_label(label1); |
4883 | 1e4840bf | bellard | gen_op_mov_reg_v(ot, rm, t1); |
4884 | 1130328e | bellard | gen_set_label(label2); |
4885 | cad3a37d | bellard | } else {
|
4886 | 1e4840bf | bellard | tcg_gen_mov_tl(t1, t0); |
4887 | 1e4840bf | bellard | gen_op_mov_reg_v(ot, R_EAX, t0); |
4888 | 1130328e | bellard | gen_set_label(label1); |
4889 | 1130328e | bellard | /* always store */
|
4890 | 1e4840bf | bellard | gen_op_st_v(ot + s->mem_index, t1, a0); |
4891 | cad3a37d | bellard | } |
4892 | 1e4840bf | bellard | tcg_gen_mov_tl(cpu_cc_src, t0); |
4893 | 1e4840bf | bellard | tcg_gen_mov_tl(cpu_cc_dst, t2); |
4894 | cad3a37d | bellard | s->cc_op = CC_OP_SUBB + ot; |
4895 | 1e4840bf | bellard | tcg_temp_free(t0); |
4896 | 1e4840bf | bellard | tcg_temp_free(t1); |
4897 | 1e4840bf | bellard | tcg_temp_free(t2); |
4898 | 1e4840bf | bellard | tcg_temp_free(a0); |
4899 | 2c0262af | bellard | } |
4900 | 2c0262af | bellard | break;
|
4901 | 2c0262af | bellard | case 0x1c7: /* cmpxchg8b */ |
4902 | 61382a50 | bellard | modrm = ldub_code(s->pc++); |
4903 | 2c0262af | bellard | mod = (modrm >> 6) & 3; |
4904 | 71c3558e | balrog | if ((mod == 3) || ((modrm & 0x38) != 0x8)) |
4905 | 2c0262af | bellard | goto illegal_op;
|
4906 | 1b9d9ebb | bellard | #ifdef TARGET_X86_64
|
4907 | 1b9d9ebb | bellard | if (dflag == 2) { |
4908 | 1b9d9ebb | bellard | if (!(s->cpuid_ext_features & CPUID_EXT_CX16))
|
4909 | 1b9d9ebb | bellard | goto illegal_op;
|
4910 | 1b9d9ebb | bellard | gen_jmp_im(pc_start - s->cs_base); |
4911 | 1b9d9ebb | bellard | if (s->cc_op != CC_OP_DYNAMIC)
|
4912 | 1b9d9ebb | bellard | gen_op_set_cc_op(s->cc_op); |
4913 | 1b9d9ebb | bellard | gen_lea_modrm(s, modrm, ®_addr, &offset_addr); |
4914 | a7812ae4 | pbrook | gen_helper_cmpxchg16b(cpu_A0); |
4915 | 1b9d9ebb | bellard | } else
|
4916 | 1b9d9ebb | bellard | #endif
|
4917 | 1b9d9ebb | bellard | { |
4918 | 1b9d9ebb | bellard | if (!(s->cpuid_features & CPUID_CX8))
|
4919 | 1b9d9ebb | bellard | goto illegal_op;
|
4920 | 1b9d9ebb | bellard | gen_jmp_im(pc_start - s->cs_base); |
4921 | 1b9d9ebb | bellard | if (s->cc_op != CC_OP_DYNAMIC)
|
4922 | 1b9d9ebb | bellard | gen_op_set_cc_op(s->cc_op); |
4923 | 1b9d9ebb | bellard | gen_lea_modrm(s, modrm, ®_addr, &offset_addr); |
4924 | a7812ae4 | pbrook | gen_helper_cmpxchg8b(cpu_A0); |
4925 | 1b9d9ebb | bellard | } |
4926 | 2c0262af | bellard | s->cc_op = CC_OP_EFLAGS; |
4927 | 2c0262af | bellard | break;
|
4928 | 3b46e624 | ths | |
4929 | 2c0262af | bellard | /**************************/
|
4930 | 2c0262af | bellard | /* push/pop */
|
4931 | 2c0262af | bellard | case 0x50 ... 0x57: /* push */ |
4932 | 57fec1fe | bellard | gen_op_mov_TN_reg(OT_LONG, 0, (b & 7) | REX_B(s)); |
4933 | 2c0262af | bellard | gen_push_T0(s); |
4934 | 2c0262af | bellard | break;
|
4935 | 2c0262af | bellard | case 0x58 ... 0x5f: /* pop */ |
4936 | 14ce26e7 | bellard | if (CODE64(s)) {
|
4937 | 14ce26e7 | bellard | ot = dflag ? OT_QUAD : OT_WORD; |
4938 | 14ce26e7 | bellard | } else {
|
4939 | 14ce26e7 | bellard | ot = dflag + OT_WORD; |
4940 | 14ce26e7 | bellard | } |
4941 | 2c0262af | bellard | gen_pop_T0(s); |
4942 | 77729c24 | bellard | /* NOTE: order is important for pop %sp */
|
4943 | 2c0262af | bellard | gen_pop_update(s); |
4944 | 57fec1fe | bellard | gen_op_mov_reg_T0(ot, (b & 7) | REX_B(s));
|
4945 | 2c0262af | bellard | break;
|
4946 | 2c0262af | bellard | case 0x60: /* pusha */ |
4947 | 14ce26e7 | bellard | if (CODE64(s))
|
4948 | 14ce26e7 | bellard | goto illegal_op;
|
4949 | 2c0262af | bellard | gen_pusha(s); |
4950 | 2c0262af | bellard | break;
|
4951 | 2c0262af | bellard | case 0x61: /* popa */ |
4952 | 14ce26e7 | bellard | if (CODE64(s))
|
4953 | 14ce26e7 | bellard | goto illegal_op;
|
4954 | 2c0262af | bellard | gen_popa(s); |
4955 | 2c0262af | bellard | break;
|
4956 | 2c0262af | bellard | case 0x68: /* push Iv */ |
4957 | 2c0262af | bellard | case 0x6a: |
4958 | 14ce26e7 | bellard | if (CODE64(s)) {
|
4959 | 14ce26e7 | bellard | ot = dflag ? OT_QUAD : OT_WORD; |
4960 | 14ce26e7 | bellard | } else {
|
4961 | 14ce26e7 | bellard | ot = dflag + OT_WORD; |
4962 | 14ce26e7 | bellard | } |
4963 | 2c0262af | bellard | if (b == 0x68) |
4964 | 2c0262af | bellard | val = insn_get(s, ot); |
4965 | 2c0262af | bellard | else
|
4966 | 2c0262af | bellard | val = (int8_t)insn_get(s, OT_BYTE); |
4967 | 2c0262af | bellard | gen_op_movl_T0_im(val); |
4968 | 2c0262af | bellard | gen_push_T0(s); |
4969 | 2c0262af | bellard | break;
|
4970 | 2c0262af | bellard | case 0x8f: /* pop Ev */ |
4971 | 14ce26e7 | bellard | if (CODE64(s)) {
|
4972 | 14ce26e7 | bellard | ot = dflag ? OT_QUAD : OT_WORD; |
4973 | 14ce26e7 | bellard | } else {
|
4974 | 14ce26e7 | bellard | ot = dflag + OT_WORD; |
4975 | 14ce26e7 | bellard | } |
4976 | 61382a50 | bellard | modrm = ldub_code(s->pc++); |
4977 | 77729c24 | bellard | mod = (modrm >> 6) & 3; |
4978 | 2c0262af | bellard | gen_pop_T0(s); |
4979 | 77729c24 | bellard | if (mod == 3) { |
4980 | 77729c24 | bellard | /* NOTE: order is important for pop %sp */
|
4981 | 77729c24 | bellard | gen_pop_update(s); |
4982 | 14ce26e7 | bellard | rm = (modrm & 7) | REX_B(s);
|
4983 | 57fec1fe | bellard | gen_op_mov_reg_T0(ot, rm); |
4984 | 77729c24 | bellard | } else {
|
4985 | 77729c24 | bellard | /* NOTE: order is important too for MMU exceptions */
|
4986 | 14ce26e7 | bellard | s->popl_esp_hack = 1 << ot;
|
4987 | 77729c24 | bellard | gen_ldst_modrm(s, modrm, ot, OR_TMP0, 1);
|
4988 | 77729c24 | bellard | s->popl_esp_hack = 0;
|
4989 | 77729c24 | bellard | gen_pop_update(s); |
4990 | 77729c24 | bellard | } |
4991 | 2c0262af | bellard | break;
|
4992 | 2c0262af | bellard | case 0xc8: /* enter */ |
4993 | 2c0262af | bellard | { |
4994 | 2c0262af | bellard | int level;
|
4995 | 61382a50 | bellard | val = lduw_code(s->pc); |
4996 | 2c0262af | bellard | s->pc += 2;
|
4997 | 61382a50 | bellard | level = ldub_code(s->pc++); |
4998 | 2c0262af | bellard | gen_enter(s, val, level); |
4999 | 2c0262af | bellard | } |
5000 | 2c0262af | bellard | break;
|
5001 | 2c0262af | bellard | case 0xc9: /* leave */ |
5002 | 2c0262af | bellard | /* XXX: exception not precise (ESP is updated before potential exception) */
|
5003 | 14ce26e7 | bellard | if (CODE64(s)) {
|
5004 | 57fec1fe | bellard | gen_op_mov_TN_reg(OT_QUAD, 0, R_EBP);
|
5005 | 57fec1fe | bellard | gen_op_mov_reg_T0(OT_QUAD, R_ESP); |
5006 | 14ce26e7 | bellard | } else if (s->ss32) { |
5007 | 57fec1fe | bellard | gen_op_mov_TN_reg(OT_LONG, 0, R_EBP);
|
5008 | 57fec1fe | bellard | gen_op_mov_reg_T0(OT_LONG, R_ESP); |
5009 | 2c0262af | bellard | } else {
|
5010 | 57fec1fe | bellard | gen_op_mov_TN_reg(OT_WORD, 0, R_EBP);
|
5011 | 57fec1fe | bellard | gen_op_mov_reg_T0(OT_WORD, R_ESP); |
5012 | 2c0262af | bellard | } |
5013 | 2c0262af | bellard | gen_pop_T0(s); |
5014 | 14ce26e7 | bellard | if (CODE64(s)) {
|
5015 | 14ce26e7 | bellard | ot = dflag ? OT_QUAD : OT_WORD; |
5016 | 14ce26e7 | bellard | } else {
|
5017 | 14ce26e7 | bellard | ot = dflag + OT_WORD; |
5018 | 14ce26e7 | bellard | } |
5019 | 57fec1fe | bellard | gen_op_mov_reg_T0(ot, R_EBP); |
5020 | 2c0262af | bellard | gen_pop_update(s); |
5021 | 2c0262af | bellard | break;
|
5022 | 2c0262af | bellard | case 0x06: /* push es */ |
5023 | 2c0262af | bellard | case 0x0e: /* push cs */ |
5024 | 2c0262af | bellard | case 0x16: /* push ss */ |
5025 | 2c0262af | bellard | case 0x1e: /* push ds */ |
5026 | 14ce26e7 | bellard | if (CODE64(s))
|
5027 | 14ce26e7 | bellard | goto illegal_op;
|
5028 | 2c0262af | bellard | gen_op_movl_T0_seg(b >> 3);
|
5029 | 2c0262af | bellard | gen_push_T0(s); |
5030 | 2c0262af | bellard | break;
|
5031 | 2c0262af | bellard | case 0x1a0: /* push fs */ |
5032 | 2c0262af | bellard | case 0x1a8: /* push gs */ |
5033 | 2c0262af | bellard | gen_op_movl_T0_seg((b >> 3) & 7); |
5034 | 2c0262af | bellard | gen_push_T0(s); |
5035 | 2c0262af | bellard | break;
|
5036 | 2c0262af | bellard | case 0x07: /* pop es */ |
5037 | 2c0262af | bellard | case 0x17: /* pop ss */ |
5038 | 2c0262af | bellard | case 0x1f: /* pop ds */ |
5039 | 14ce26e7 | bellard | if (CODE64(s))
|
5040 | 14ce26e7 | bellard | goto illegal_op;
|
5041 | 2c0262af | bellard | reg = b >> 3;
|
5042 | 2c0262af | bellard | gen_pop_T0(s); |
5043 | 2c0262af | bellard | gen_movl_seg_T0(s, reg, pc_start - s->cs_base); |
5044 | 2c0262af | bellard | gen_pop_update(s); |
5045 | 2c0262af | bellard | if (reg == R_SS) {
|
5046 | a2cc3b24 | bellard | /* if reg == SS, inhibit interrupts/trace. */
|
5047 | a2cc3b24 | bellard | /* If several instructions disable interrupts, only the
|
5048 | a2cc3b24 | bellard | _first_ does it */
|
5049 | a2cc3b24 | bellard | if (!(s->tb->flags & HF_INHIBIT_IRQ_MASK))
|
5050 | a7812ae4 | pbrook | gen_helper_set_inhibit_irq(); |
5051 | 2c0262af | bellard | s->tf = 0;
|
5052 | 2c0262af | bellard | } |
5053 | 2c0262af | bellard | if (s->is_jmp) {
|
5054 | 14ce26e7 | bellard | gen_jmp_im(s->pc - s->cs_base); |
5055 | 2c0262af | bellard | gen_eob(s); |
5056 | 2c0262af | bellard | } |
5057 | 2c0262af | bellard | break;
|
5058 | 2c0262af | bellard | case 0x1a1: /* pop fs */ |
5059 | 2c0262af | bellard | case 0x1a9: /* pop gs */ |
5060 | 2c0262af | bellard | gen_pop_T0(s); |
5061 | 2c0262af | bellard | gen_movl_seg_T0(s, (b >> 3) & 7, pc_start - s->cs_base); |
5062 | 2c0262af | bellard | gen_pop_update(s); |
5063 | 2c0262af | bellard | if (s->is_jmp) {
|
5064 | 14ce26e7 | bellard | gen_jmp_im(s->pc - s->cs_base); |
5065 | 2c0262af | bellard | gen_eob(s); |
5066 | 2c0262af | bellard | } |
5067 | 2c0262af | bellard | break;
|
5068 | 2c0262af | bellard | |
5069 | 2c0262af | bellard | /**************************/
|
5070 | 2c0262af | bellard | /* mov */
|
5071 | 2c0262af | bellard | case 0x88: |
5072 | 2c0262af | bellard | case 0x89: /* mov Gv, Ev */ |
5073 | 2c0262af | bellard | if ((b & 1) == 0) |
5074 | 2c0262af | bellard | ot = OT_BYTE; |
5075 | 2c0262af | bellard | else
|
5076 | 14ce26e7 | bellard | ot = dflag + OT_WORD; |
5077 | 61382a50 | bellard | modrm = ldub_code(s->pc++); |
5078 | 14ce26e7 | bellard | reg = ((modrm >> 3) & 7) | rex_r; |
5079 | 3b46e624 | ths | |
5080 | 2c0262af | bellard | /* generate a generic store */
|
5081 | 14ce26e7 | bellard | gen_ldst_modrm(s, modrm, ot, reg, 1);
|
5082 | 2c0262af | bellard | break;
|
5083 | 2c0262af | bellard | case 0xc6: |
5084 | 2c0262af | bellard | case 0xc7: /* mov Ev, Iv */ |
5085 | 2c0262af | bellard | if ((b & 1) == 0) |
5086 | 2c0262af | bellard | ot = OT_BYTE; |
5087 | 2c0262af | bellard | else
|
5088 | 14ce26e7 | bellard | ot = dflag + OT_WORD; |
5089 | 61382a50 | bellard | modrm = ldub_code(s->pc++); |
5090 | 2c0262af | bellard | mod = (modrm >> 6) & 3; |
5091 | 14ce26e7 | bellard | if (mod != 3) { |
5092 | 14ce26e7 | bellard | s->rip_offset = insn_const_size(ot); |
5093 | 2c0262af | bellard | gen_lea_modrm(s, modrm, ®_addr, &offset_addr); |
5094 | 14ce26e7 | bellard | } |
5095 | 2c0262af | bellard | val = insn_get(s, ot); |
5096 | 2c0262af | bellard | gen_op_movl_T0_im(val); |
5097 | 2c0262af | bellard | if (mod != 3) |
5098 | 57fec1fe | bellard | gen_op_st_T0_A0(ot + s->mem_index); |
5099 | 2c0262af | bellard | else
|
5100 | 57fec1fe | bellard | gen_op_mov_reg_T0(ot, (modrm & 7) | REX_B(s));
|
5101 | 2c0262af | bellard | break;
|
5102 | 2c0262af | bellard | case 0x8a: |
5103 | 2c0262af | bellard | case 0x8b: /* mov Ev, Gv */ |
5104 | 2c0262af | bellard | if ((b & 1) == 0) |
5105 | 2c0262af | bellard | ot = OT_BYTE; |
5106 | 2c0262af | bellard | else
|
5107 | 14ce26e7 | bellard | ot = OT_WORD + dflag; |
5108 | 61382a50 | bellard | modrm = ldub_code(s->pc++); |
5109 | 14ce26e7 | bellard | reg = ((modrm >> 3) & 7) | rex_r; |
5110 | 3b46e624 | ths | |
5111 | 2c0262af | bellard | gen_ldst_modrm(s, modrm, ot, OR_TMP0, 0);
|
5112 | 57fec1fe | bellard | gen_op_mov_reg_T0(ot, reg); |
5113 | 2c0262af | bellard | break;
|
5114 | 2c0262af | bellard | case 0x8e: /* mov seg, Gv */ |
5115 | 61382a50 | bellard | modrm = ldub_code(s->pc++); |
5116 | 2c0262af | bellard | reg = (modrm >> 3) & 7; |
5117 | 2c0262af | bellard | if (reg >= 6 || reg == R_CS) |
5118 | 2c0262af | bellard | goto illegal_op;
|
5119 | 2c0262af | bellard | gen_ldst_modrm(s, modrm, OT_WORD, OR_TMP0, 0);
|
5120 | 2c0262af | bellard | gen_movl_seg_T0(s, reg, pc_start - s->cs_base); |
5121 | 2c0262af | bellard | if (reg == R_SS) {
|
5122 | 2c0262af | bellard | /* if reg == SS, inhibit interrupts/trace */
|
5123 | a2cc3b24 | bellard | /* If several instructions disable interrupts, only the
|
5124 | a2cc3b24 | bellard | _first_ does it */
|
5125 | a2cc3b24 | bellard | if (!(s->tb->flags & HF_INHIBIT_IRQ_MASK))
|
5126 | a7812ae4 | pbrook | gen_helper_set_inhibit_irq(); |
5127 | 2c0262af | bellard | s->tf = 0;
|
5128 | 2c0262af | bellard | } |
5129 | 2c0262af | bellard | if (s->is_jmp) {
|
5130 | 14ce26e7 | bellard | gen_jmp_im(s->pc - s->cs_base); |
5131 | 2c0262af | bellard | gen_eob(s); |
5132 | 2c0262af | bellard | } |
5133 | 2c0262af | bellard | break;
|
5134 | 2c0262af | bellard | case 0x8c: /* mov Gv, seg */ |
5135 | 61382a50 | bellard | modrm = ldub_code(s->pc++); |
5136 | 2c0262af | bellard | reg = (modrm >> 3) & 7; |
5137 | 2c0262af | bellard | mod = (modrm >> 6) & 3; |
5138 | 2c0262af | bellard | if (reg >= 6) |
5139 | 2c0262af | bellard | goto illegal_op;
|
5140 | 2c0262af | bellard | gen_op_movl_T0_seg(reg); |
5141 | 14ce26e7 | bellard | if (mod == 3) |
5142 | 14ce26e7 | bellard | ot = OT_WORD + dflag; |
5143 | 14ce26e7 | bellard | else
|
5144 | 14ce26e7 | bellard | ot = OT_WORD; |
5145 | 2c0262af | bellard | gen_ldst_modrm(s, modrm, ot, OR_TMP0, 1);
|
5146 | 2c0262af | bellard | break;
|
5147 | 2c0262af | bellard | |
5148 | 2c0262af | bellard | case 0x1b6: /* movzbS Gv, Eb */ |
5149 | 2c0262af | bellard | case 0x1b7: /* movzwS Gv, Eb */ |
5150 | 2c0262af | bellard | case 0x1be: /* movsbS Gv, Eb */ |
5151 | 2c0262af | bellard | case 0x1bf: /* movswS Gv, Eb */ |
5152 | 2c0262af | bellard | { |
5153 | 2c0262af | bellard | int d_ot;
|
5154 | 2c0262af | bellard | /* d_ot is the size of destination */
|
5155 | 2c0262af | bellard | d_ot = dflag + OT_WORD; |
5156 | 2c0262af | bellard | /* ot is the size of source */
|
5157 | 2c0262af | bellard | ot = (b & 1) + OT_BYTE;
|
5158 | 61382a50 | bellard | modrm = ldub_code(s->pc++); |
5159 | 14ce26e7 | bellard | reg = ((modrm >> 3) & 7) | rex_r; |
5160 | 2c0262af | bellard | mod = (modrm >> 6) & 3; |
5161 | 14ce26e7 | bellard | rm = (modrm & 7) | REX_B(s);
|
5162 | 3b46e624 | ths | |
5163 | 2c0262af | bellard | if (mod == 3) { |
5164 | 57fec1fe | bellard | gen_op_mov_TN_reg(ot, 0, rm);
|
5165 | 2c0262af | bellard | switch(ot | (b & 8)) { |
5166 | 2c0262af | bellard | case OT_BYTE:
|
5167 | e108dd01 | bellard | tcg_gen_ext8u_tl(cpu_T[0], cpu_T[0]); |
5168 | 2c0262af | bellard | break;
|
5169 | 2c0262af | bellard | case OT_BYTE | 8: |
5170 | e108dd01 | bellard | tcg_gen_ext8s_tl(cpu_T[0], cpu_T[0]); |
5171 | 2c0262af | bellard | break;
|
5172 | 2c0262af | bellard | case OT_WORD:
|
5173 | e108dd01 | bellard | tcg_gen_ext16u_tl(cpu_T[0], cpu_T[0]); |
5174 | 2c0262af | bellard | break;
|
5175 | 2c0262af | bellard | default:
|
5176 | 2c0262af | bellard | case OT_WORD | 8: |
5177 | e108dd01 | bellard | tcg_gen_ext16s_tl(cpu_T[0], cpu_T[0]); |
5178 | 2c0262af | bellard | break;
|
5179 | 2c0262af | bellard | } |
5180 | 57fec1fe | bellard | gen_op_mov_reg_T0(d_ot, reg); |
5181 | 2c0262af | bellard | } else {
|
5182 | 2c0262af | bellard | gen_lea_modrm(s, modrm, ®_addr, &offset_addr); |
5183 | 2c0262af | bellard | if (b & 8) { |
5184 | 57fec1fe | bellard | gen_op_lds_T0_A0(ot + s->mem_index); |
5185 | 2c0262af | bellard | } else {
|
5186 | 57fec1fe | bellard | gen_op_ldu_T0_A0(ot + s->mem_index); |
5187 | 2c0262af | bellard | } |
5188 | 57fec1fe | bellard | gen_op_mov_reg_T0(d_ot, reg); |
5189 | 2c0262af | bellard | } |
5190 | 2c0262af | bellard | } |
5191 | 2c0262af | bellard | break;
|
5192 | 2c0262af | bellard | |
5193 | 2c0262af | bellard | case 0x8d: /* lea */ |
5194 | 14ce26e7 | bellard | ot = dflag + OT_WORD; |
5195 | 61382a50 | bellard | modrm = ldub_code(s->pc++); |
5196 | 3a1d9b8b | bellard | mod = (modrm >> 6) & 3; |
5197 | 3a1d9b8b | bellard | if (mod == 3) |
5198 | 3a1d9b8b | bellard | goto illegal_op;
|
5199 | 14ce26e7 | bellard | reg = ((modrm >> 3) & 7) | rex_r; |
5200 | 2c0262af | bellard | /* we must ensure that no segment is added */
|
5201 | 2c0262af | bellard | s->override = -1;
|
5202 | 2c0262af | bellard | val = s->addseg; |
5203 | 2c0262af | bellard | s->addseg = 0;
|
5204 | 2c0262af | bellard | gen_lea_modrm(s, modrm, ®_addr, &offset_addr); |
5205 | 2c0262af | bellard | s->addseg = val; |
5206 | 57fec1fe | bellard | gen_op_mov_reg_A0(ot - OT_WORD, reg); |
5207 | 2c0262af | bellard | break;
|
5208 | 3b46e624 | ths | |
5209 | 2c0262af | bellard | case 0xa0: /* mov EAX, Ov */ |
5210 | 2c0262af | bellard | case 0xa1: |
5211 | 2c0262af | bellard | case 0xa2: /* mov Ov, EAX */ |
5212 | 2c0262af | bellard | case 0xa3: |
5213 | 2c0262af | bellard | { |
5214 | 14ce26e7 | bellard | target_ulong offset_addr; |
5215 | 14ce26e7 | bellard | |
5216 | 14ce26e7 | bellard | if ((b & 1) == 0) |
5217 | 14ce26e7 | bellard | ot = OT_BYTE; |
5218 | 14ce26e7 | bellard | else
|
5219 | 14ce26e7 | bellard | ot = dflag + OT_WORD; |
5220 | 14ce26e7 | bellard | #ifdef TARGET_X86_64
|
5221 | 8f091a59 | bellard | if (s->aflag == 2) { |
5222 | 14ce26e7 | bellard | offset_addr = ldq_code(s->pc); |
5223 | 14ce26e7 | bellard | s->pc += 8;
|
5224 | 57fec1fe | bellard | gen_op_movq_A0_im(offset_addr); |
5225 | 5fafdf24 | ths | } else
|
5226 | 14ce26e7 | bellard | #endif
|
5227 | 14ce26e7 | bellard | { |
5228 | 14ce26e7 | bellard | if (s->aflag) {
|
5229 | 14ce26e7 | bellard | offset_addr = insn_get(s, OT_LONG); |
5230 | 14ce26e7 | bellard | } else {
|
5231 | 14ce26e7 | bellard | offset_addr = insn_get(s, OT_WORD); |
5232 | 14ce26e7 | bellard | } |
5233 | 14ce26e7 | bellard | gen_op_movl_A0_im(offset_addr); |
5234 | 14ce26e7 | bellard | } |
5235 | 664e0f19 | bellard | gen_add_A0_ds_seg(s); |
5236 | 14ce26e7 | bellard | if ((b & 2) == 0) { |
5237 | 57fec1fe | bellard | gen_op_ld_T0_A0(ot + s->mem_index); |
5238 | 57fec1fe | bellard | gen_op_mov_reg_T0(ot, R_EAX); |
5239 | 14ce26e7 | bellard | } else {
|
5240 | 57fec1fe | bellard | gen_op_mov_TN_reg(ot, 0, R_EAX);
|
5241 | 57fec1fe | bellard | gen_op_st_T0_A0(ot + s->mem_index); |
5242 | 2c0262af | bellard | } |
5243 | 2c0262af | bellard | } |
5244 | 2c0262af | bellard | break;
|
5245 | 2c0262af | bellard | case 0xd7: /* xlat */ |
5246 | 14ce26e7 | bellard | #ifdef TARGET_X86_64
|
5247 | 8f091a59 | bellard | if (s->aflag == 2) { |
5248 | 57fec1fe | bellard | gen_op_movq_A0_reg(R_EBX); |
5249 | bbf662ee | bellard | gen_op_mov_TN_reg(OT_QUAD, 0, R_EAX);
|
5250 | bbf662ee | bellard | tcg_gen_andi_tl(cpu_T[0], cpu_T[0], 0xff); |
5251 | bbf662ee | bellard | tcg_gen_add_tl(cpu_A0, cpu_A0, cpu_T[0]);
|
5252 | 5fafdf24 | ths | } else
|
5253 | 14ce26e7 | bellard | #endif
|
5254 | 14ce26e7 | bellard | { |
5255 | 57fec1fe | bellard | gen_op_movl_A0_reg(R_EBX); |
5256 | bbf662ee | bellard | gen_op_mov_TN_reg(OT_LONG, 0, R_EAX);
|
5257 | bbf662ee | bellard | tcg_gen_andi_tl(cpu_T[0], cpu_T[0], 0xff); |
5258 | bbf662ee | bellard | tcg_gen_add_tl(cpu_A0, cpu_A0, cpu_T[0]);
|
5259 | 14ce26e7 | bellard | if (s->aflag == 0) |
5260 | 14ce26e7 | bellard | gen_op_andl_A0_ffff(); |
5261 | bbf662ee | bellard | else
|
5262 | bbf662ee | bellard | tcg_gen_andi_tl(cpu_A0, cpu_A0, 0xffffffff);
|
5263 | 14ce26e7 | bellard | } |
5264 | 664e0f19 | bellard | gen_add_A0_ds_seg(s); |
5265 | 57fec1fe | bellard | gen_op_ldu_T0_A0(OT_BYTE + s->mem_index); |
5266 | 57fec1fe | bellard | gen_op_mov_reg_T0(OT_BYTE, R_EAX); |
5267 | 2c0262af | bellard | break;
|
5268 | 2c0262af | bellard | case 0xb0 ... 0xb7: /* mov R, Ib */ |
5269 | 2c0262af | bellard | val = insn_get(s, OT_BYTE); |
5270 | 2c0262af | bellard | gen_op_movl_T0_im(val); |
5271 | 57fec1fe | bellard | gen_op_mov_reg_T0(OT_BYTE, (b & 7) | REX_B(s));
|
5272 | 2c0262af | bellard | break;
|
5273 | 2c0262af | bellard | case 0xb8 ... 0xbf: /* mov R, Iv */ |
5274 | 14ce26e7 | bellard | #ifdef TARGET_X86_64
|
5275 | 14ce26e7 | bellard | if (dflag == 2) { |
5276 | 14ce26e7 | bellard | uint64_t tmp; |
5277 | 14ce26e7 | bellard | /* 64 bit case */
|
5278 | 14ce26e7 | bellard | tmp = ldq_code(s->pc); |
5279 | 14ce26e7 | bellard | s->pc += 8;
|
5280 | 14ce26e7 | bellard | reg = (b & 7) | REX_B(s);
|
5281 | 14ce26e7 | bellard | gen_movtl_T0_im(tmp); |
5282 | 57fec1fe | bellard | gen_op_mov_reg_T0(OT_QUAD, reg); |
5283 | 5fafdf24 | ths | } else
|
5284 | 14ce26e7 | bellard | #endif
|
5285 | 14ce26e7 | bellard | { |
5286 | 14ce26e7 | bellard | ot = dflag ? OT_LONG : OT_WORD; |
5287 | 14ce26e7 | bellard | val = insn_get(s, ot); |
5288 | 14ce26e7 | bellard | reg = (b & 7) | REX_B(s);
|
5289 | 14ce26e7 | bellard | gen_op_movl_T0_im(val); |
5290 | 57fec1fe | bellard | gen_op_mov_reg_T0(ot, reg); |
5291 | 14ce26e7 | bellard | } |
5292 | 2c0262af | bellard | break;
|
5293 | 2c0262af | bellard | |
5294 | 2c0262af | bellard | case 0x91 ... 0x97: /* xchg R, EAX */ |
5295 | 14ce26e7 | bellard | ot = dflag + OT_WORD; |
5296 | 14ce26e7 | bellard | reg = (b & 7) | REX_B(s);
|
5297 | 2c0262af | bellard | rm = R_EAX; |
5298 | 2c0262af | bellard | goto do_xchg_reg;
|
5299 | 2c0262af | bellard | case 0x86: |
5300 | 2c0262af | bellard | case 0x87: /* xchg Ev, Gv */ |
5301 | 2c0262af | bellard | if ((b & 1) == 0) |
5302 | 2c0262af | bellard | ot = OT_BYTE; |
5303 | 2c0262af | bellard | else
|
5304 | 14ce26e7 | bellard | ot = dflag + OT_WORD; |
5305 | 61382a50 | bellard | modrm = ldub_code(s->pc++); |
5306 | 14ce26e7 | bellard | reg = ((modrm >> 3) & 7) | rex_r; |
5307 | 2c0262af | bellard | mod = (modrm >> 6) & 3; |
5308 | 2c0262af | bellard | if (mod == 3) { |
5309 | 14ce26e7 | bellard | rm = (modrm & 7) | REX_B(s);
|
5310 | 2c0262af | bellard | do_xchg_reg:
|
5311 | 57fec1fe | bellard | gen_op_mov_TN_reg(ot, 0, reg);
|
5312 | 57fec1fe | bellard | gen_op_mov_TN_reg(ot, 1, rm);
|
5313 | 57fec1fe | bellard | gen_op_mov_reg_T0(ot, rm); |
5314 | 57fec1fe | bellard | gen_op_mov_reg_T1(ot, reg); |
5315 | 2c0262af | bellard | } else {
|
5316 | 2c0262af | bellard | gen_lea_modrm(s, modrm, ®_addr, &offset_addr); |
5317 | 57fec1fe | bellard | gen_op_mov_TN_reg(ot, 0, reg);
|
5318 | 2c0262af | bellard | /* for xchg, lock is implicit */
|
5319 | 2c0262af | bellard | if (!(prefixes & PREFIX_LOCK))
|
5320 | a7812ae4 | pbrook | gen_helper_lock(); |
5321 | 57fec1fe | bellard | gen_op_ld_T1_A0(ot + s->mem_index); |
5322 | 57fec1fe | bellard | gen_op_st_T0_A0(ot + s->mem_index); |
5323 | 2c0262af | bellard | if (!(prefixes & PREFIX_LOCK))
|
5324 | a7812ae4 | pbrook | gen_helper_unlock(); |
5325 | 57fec1fe | bellard | gen_op_mov_reg_T1(ot, reg); |
5326 | 2c0262af | bellard | } |
5327 | 2c0262af | bellard | break;
|
5328 | 2c0262af | bellard | case 0xc4: /* les Gv */ |
5329 | 14ce26e7 | bellard | if (CODE64(s))
|
5330 | 14ce26e7 | bellard | goto illegal_op;
|
5331 | 2c0262af | bellard | op = R_ES; |
5332 | 2c0262af | bellard | goto do_lxx;
|
5333 | 2c0262af | bellard | case 0xc5: /* lds Gv */ |
5334 | 14ce26e7 | bellard | if (CODE64(s))
|
5335 | 14ce26e7 | bellard | goto illegal_op;
|
5336 | 2c0262af | bellard | op = R_DS; |
5337 | 2c0262af | bellard | goto do_lxx;
|
5338 | 2c0262af | bellard | case 0x1b2: /* lss Gv */ |
5339 | 2c0262af | bellard | op = R_SS; |
5340 | 2c0262af | bellard | goto do_lxx;
|
5341 | 2c0262af | bellard | case 0x1b4: /* lfs Gv */ |
5342 | 2c0262af | bellard | op = R_FS; |
5343 | 2c0262af | bellard | goto do_lxx;
|
5344 | 2c0262af | bellard | case 0x1b5: /* lgs Gv */ |
5345 | 2c0262af | bellard | op = R_GS; |
5346 | 2c0262af | bellard | do_lxx:
|
5347 | 2c0262af | bellard | ot = dflag ? OT_LONG : OT_WORD; |
5348 | 61382a50 | bellard | modrm = ldub_code(s->pc++); |
5349 | 14ce26e7 | bellard | reg = ((modrm >> 3) & 7) | rex_r; |
5350 | 2c0262af | bellard | mod = (modrm >> 6) & 3; |
5351 | 2c0262af | bellard | if (mod == 3) |
5352 | 2c0262af | bellard | goto illegal_op;
|
5353 | 2c0262af | bellard | gen_lea_modrm(s, modrm, ®_addr, &offset_addr); |
5354 | 57fec1fe | bellard | gen_op_ld_T1_A0(ot + s->mem_index); |
5355 | aba9d61e | bellard | gen_add_A0_im(s, 1 << (ot - OT_WORD + 1)); |
5356 | 2c0262af | bellard | /* load the segment first to handle exceptions properly */
|
5357 | 57fec1fe | bellard | gen_op_ldu_T0_A0(OT_WORD + s->mem_index); |
5358 | 2c0262af | bellard | gen_movl_seg_T0(s, op, pc_start - s->cs_base); |
5359 | 2c0262af | bellard | /* then put the data */
|
5360 | 57fec1fe | bellard | gen_op_mov_reg_T1(ot, reg); |
5361 | 2c0262af | bellard | if (s->is_jmp) {
|
5362 | 14ce26e7 | bellard | gen_jmp_im(s->pc - s->cs_base); |
5363 | 2c0262af | bellard | gen_eob(s); |
5364 | 2c0262af | bellard | } |
5365 | 2c0262af | bellard | break;
|
5366 | 3b46e624 | ths | |
5367 | 2c0262af | bellard | /************************/
|
5368 | 2c0262af | bellard | /* shifts */
|
5369 | 2c0262af | bellard | case 0xc0: |
5370 | 2c0262af | bellard | case 0xc1: |
5371 | 2c0262af | bellard | /* shift Ev,Ib */
|
5372 | 2c0262af | bellard | shift = 2;
|
5373 | 2c0262af | bellard | grp2:
|
5374 | 2c0262af | bellard | { |
5375 | 2c0262af | bellard | if ((b & 1) == 0) |
5376 | 2c0262af | bellard | ot = OT_BYTE; |
5377 | 2c0262af | bellard | else
|
5378 | 14ce26e7 | bellard | ot = dflag + OT_WORD; |
5379 | 3b46e624 | ths | |
5380 | 61382a50 | bellard | modrm = ldub_code(s->pc++); |
5381 | 2c0262af | bellard | mod = (modrm >> 6) & 3; |
5382 | 2c0262af | bellard | op = (modrm >> 3) & 7; |
5383 | 3b46e624 | ths | |
5384 | 2c0262af | bellard | if (mod != 3) { |
5385 | 14ce26e7 | bellard | if (shift == 2) { |
5386 | 14ce26e7 | bellard | s->rip_offset = 1;
|
5387 | 14ce26e7 | bellard | } |
5388 | 2c0262af | bellard | gen_lea_modrm(s, modrm, ®_addr, &offset_addr); |
5389 | 2c0262af | bellard | opreg = OR_TMP0; |
5390 | 2c0262af | bellard | } else {
|
5391 | 14ce26e7 | bellard | opreg = (modrm & 7) | REX_B(s);
|
5392 | 2c0262af | bellard | } |
5393 | 2c0262af | bellard | |
5394 | 2c0262af | bellard | /* simpler op */
|
5395 | 2c0262af | bellard | if (shift == 0) { |
5396 | 2c0262af | bellard | gen_shift(s, op, ot, opreg, OR_ECX); |
5397 | 2c0262af | bellard | } else {
|
5398 | 2c0262af | bellard | if (shift == 2) { |
5399 | 61382a50 | bellard | shift = ldub_code(s->pc++); |
5400 | 2c0262af | bellard | } |
5401 | 2c0262af | bellard | gen_shifti(s, op, ot, opreg, shift); |
5402 | 2c0262af | bellard | } |
5403 | 2c0262af | bellard | } |
5404 | 2c0262af | bellard | break;
|
5405 | 2c0262af | bellard | case 0xd0: |
5406 | 2c0262af | bellard | case 0xd1: |
5407 | 2c0262af | bellard | /* shift Ev,1 */
|
5408 | 2c0262af | bellard | shift = 1;
|
5409 | 2c0262af | bellard | goto grp2;
|
5410 | 2c0262af | bellard | case 0xd2: |
5411 | 2c0262af | bellard | case 0xd3: |
5412 | 2c0262af | bellard | /* shift Ev,cl */
|
5413 | 2c0262af | bellard | shift = 0;
|
5414 | 2c0262af | bellard | goto grp2;
|
5415 | 2c0262af | bellard | |
5416 | 2c0262af | bellard | case 0x1a4: /* shld imm */ |
5417 | 2c0262af | bellard | op = 0;
|
5418 | 2c0262af | bellard | shift = 1;
|
5419 | 2c0262af | bellard | goto do_shiftd;
|
5420 | 2c0262af | bellard | case 0x1a5: /* shld cl */ |
5421 | 2c0262af | bellard | op = 0;
|
5422 | 2c0262af | bellard | shift = 0;
|
5423 | 2c0262af | bellard | goto do_shiftd;
|
5424 | 2c0262af | bellard | case 0x1ac: /* shrd imm */ |
5425 | 2c0262af | bellard | op = 1;
|
5426 | 2c0262af | bellard | shift = 1;
|
5427 | 2c0262af | bellard | goto do_shiftd;
|
5428 | 2c0262af | bellard | case 0x1ad: /* shrd cl */ |
5429 | 2c0262af | bellard | op = 1;
|
5430 | 2c0262af | bellard | shift = 0;
|
5431 | 2c0262af | bellard | do_shiftd:
|
5432 | 14ce26e7 | bellard | ot = dflag + OT_WORD; |
5433 | 61382a50 | bellard | modrm = ldub_code(s->pc++); |
5434 | 2c0262af | bellard | mod = (modrm >> 6) & 3; |
5435 | 14ce26e7 | bellard | rm = (modrm & 7) | REX_B(s);
|
5436 | 14ce26e7 | bellard | reg = ((modrm >> 3) & 7) | rex_r; |
5437 | 2c0262af | bellard | if (mod != 3) { |
5438 | 2c0262af | bellard | gen_lea_modrm(s, modrm, ®_addr, &offset_addr); |
5439 | b6abf97d | bellard | opreg = OR_TMP0; |
5440 | 2c0262af | bellard | } else {
|
5441 | b6abf97d | bellard | opreg = rm; |
5442 | 2c0262af | bellard | } |
5443 | 57fec1fe | bellard | gen_op_mov_TN_reg(ot, 1, reg);
|
5444 | 3b46e624 | ths | |
5445 | 2c0262af | bellard | if (shift) {
|
5446 | 61382a50 | bellard | val = ldub_code(s->pc++); |
5447 | b6abf97d | bellard | tcg_gen_movi_tl(cpu_T3, val); |
5448 | 2c0262af | bellard | } else {
|
5449 | cc739bb0 | Laurent Desnogues | tcg_gen_mov_tl(cpu_T3, cpu_regs[R_ECX]); |
5450 | 2c0262af | bellard | } |
5451 | b6abf97d | bellard | gen_shiftd_rm_T1_T3(s, ot, opreg, op); |
5452 | 2c0262af | bellard | break;
|
5453 | 2c0262af | bellard | |
5454 | 2c0262af | bellard | /************************/
|
5455 | 2c0262af | bellard | /* floats */
|
5456 | 5fafdf24 | ths | case 0xd8 ... 0xdf: |
5457 | 7eee2a50 | bellard | if (s->flags & (HF_EM_MASK | HF_TS_MASK)) {
|
5458 | 7eee2a50 | bellard | /* if CR0.EM or CR0.TS are set, generate an FPU exception */
|
5459 | 7eee2a50 | bellard | /* XXX: what to do if illegal op ? */
|
5460 | 7eee2a50 | bellard | gen_exception(s, EXCP07_PREX, pc_start - s->cs_base); |
5461 | 7eee2a50 | bellard | break;
|
5462 | 7eee2a50 | bellard | } |
5463 | 61382a50 | bellard | modrm = ldub_code(s->pc++); |
5464 | 2c0262af | bellard | mod = (modrm >> 6) & 3; |
5465 | 2c0262af | bellard | rm = modrm & 7;
|
5466 | 2c0262af | bellard | op = ((b & 7) << 3) | ((modrm >> 3) & 7); |
5467 | 2c0262af | bellard | if (mod != 3) { |
5468 | 2c0262af | bellard | /* memory op */
|
5469 | 2c0262af | bellard | gen_lea_modrm(s, modrm, ®_addr, &offset_addr); |
5470 | 2c0262af | bellard | switch(op) {
|
5471 | 2c0262af | bellard | case 0x00 ... 0x07: /* fxxxs */ |
5472 | 2c0262af | bellard | case 0x10 ... 0x17: /* fixxxl */ |
5473 | 2c0262af | bellard | case 0x20 ... 0x27: /* fxxxl */ |
5474 | 2c0262af | bellard | case 0x30 ... 0x37: /* fixxx */ |
5475 | 2c0262af | bellard | { |
5476 | 2c0262af | bellard | int op1;
|
5477 | 2c0262af | bellard | op1 = op & 7;
|
5478 | 2c0262af | bellard | |
5479 | 2c0262af | bellard | switch(op >> 4) { |
5480 | 2c0262af | bellard | case 0: |
5481 | ba7cd150 | bellard | gen_op_ld_T0_A0(OT_LONG + s->mem_index); |
5482 | b6abf97d | bellard | tcg_gen_trunc_tl_i32(cpu_tmp2_i32, cpu_T[0]);
|
5483 | a7812ae4 | pbrook | gen_helper_flds_FT0(cpu_tmp2_i32); |
5484 | 2c0262af | bellard | break;
|
5485 | 2c0262af | bellard | case 1: |
5486 | ba7cd150 | bellard | gen_op_ld_T0_A0(OT_LONG + s->mem_index); |
5487 | b6abf97d | bellard | tcg_gen_trunc_tl_i32(cpu_tmp2_i32, cpu_T[0]);
|
5488 | a7812ae4 | pbrook | gen_helper_fildl_FT0(cpu_tmp2_i32); |
5489 | 2c0262af | bellard | break;
|
5490 | 2c0262af | bellard | case 2: |
5491 | b6abf97d | bellard | tcg_gen_qemu_ld64(cpu_tmp1_i64, cpu_A0, |
5492 | 19e6c4b8 | bellard | (s->mem_index >> 2) - 1); |
5493 | a7812ae4 | pbrook | gen_helper_fldl_FT0(cpu_tmp1_i64); |
5494 | 2c0262af | bellard | break;
|
5495 | 2c0262af | bellard | case 3: |
5496 | 2c0262af | bellard | default:
|
5497 | ba7cd150 | bellard | gen_op_lds_T0_A0(OT_WORD + s->mem_index); |
5498 | b6abf97d | bellard | tcg_gen_trunc_tl_i32(cpu_tmp2_i32, cpu_T[0]);
|
5499 | a7812ae4 | pbrook | gen_helper_fildl_FT0(cpu_tmp2_i32); |
5500 | 2c0262af | bellard | break;
|
5501 | 2c0262af | bellard | } |
5502 | 3b46e624 | ths | |
5503 | a7812ae4 | pbrook | gen_helper_fp_arith_ST0_FT0(op1); |
5504 | 2c0262af | bellard | if (op1 == 3) { |
5505 | 2c0262af | bellard | /* fcomp needs pop */
|
5506 | a7812ae4 | pbrook | gen_helper_fpop(); |
5507 | 2c0262af | bellard | } |
5508 | 2c0262af | bellard | } |
5509 | 2c0262af | bellard | break;
|
5510 | 2c0262af | bellard | case 0x08: /* flds */ |
5511 | 2c0262af | bellard | case 0x0a: /* fsts */ |
5512 | 2c0262af | bellard | case 0x0b: /* fstps */ |
5513 | 465e9838 | bellard | case 0x18 ... 0x1b: /* fildl, fisttpl, fistl, fistpl */ |
5514 | 465e9838 | bellard | case 0x28 ... 0x2b: /* fldl, fisttpll, fstl, fstpl */ |
5515 | 465e9838 | bellard | case 0x38 ... 0x3b: /* filds, fisttps, fists, fistps */ |
5516 | 2c0262af | bellard | switch(op & 7) { |
5517 | 2c0262af | bellard | case 0: |
5518 | 2c0262af | bellard | switch(op >> 4) { |
5519 | 2c0262af | bellard | case 0: |
5520 | ba7cd150 | bellard | gen_op_ld_T0_A0(OT_LONG + s->mem_index); |
5521 | b6abf97d | bellard | tcg_gen_trunc_tl_i32(cpu_tmp2_i32, cpu_T[0]);
|
5522 | a7812ae4 | pbrook | gen_helper_flds_ST0(cpu_tmp2_i32); |
5523 | 2c0262af | bellard | break;
|
5524 | 2c0262af | bellard | case 1: |
5525 | ba7cd150 | bellard | gen_op_ld_T0_A0(OT_LONG + s->mem_index); |
5526 | b6abf97d | bellard | tcg_gen_trunc_tl_i32(cpu_tmp2_i32, cpu_T[0]);
|
5527 | a7812ae4 | pbrook | gen_helper_fildl_ST0(cpu_tmp2_i32); |
5528 | 2c0262af | bellard | break;
|
5529 | 2c0262af | bellard | case 2: |
5530 | b6abf97d | bellard | tcg_gen_qemu_ld64(cpu_tmp1_i64, cpu_A0, |
5531 | 19e6c4b8 | bellard | (s->mem_index >> 2) - 1); |
5532 | a7812ae4 | pbrook | gen_helper_fldl_ST0(cpu_tmp1_i64); |
5533 | 2c0262af | bellard | break;
|
5534 | 2c0262af | bellard | case 3: |
5535 | 2c0262af | bellard | default:
|
5536 | ba7cd150 | bellard | gen_op_lds_T0_A0(OT_WORD + s->mem_index); |
5537 | b6abf97d | bellard | tcg_gen_trunc_tl_i32(cpu_tmp2_i32, cpu_T[0]);
|
5538 | a7812ae4 | pbrook | gen_helper_fildl_ST0(cpu_tmp2_i32); |
5539 | 2c0262af | bellard | break;
|
5540 | 2c0262af | bellard | } |
5541 | 2c0262af | bellard | break;
|
5542 | 465e9838 | bellard | case 1: |
5543 | 19e6c4b8 | bellard | /* XXX: the corresponding CPUID bit must be tested ! */
|
5544 | 465e9838 | bellard | switch(op >> 4) { |
5545 | 465e9838 | bellard | case 1: |
5546 | a7812ae4 | pbrook | gen_helper_fisttl_ST0(cpu_tmp2_i32); |
5547 | b6abf97d | bellard | tcg_gen_extu_i32_tl(cpu_T[0], cpu_tmp2_i32);
|
5548 | ba7cd150 | bellard | gen_op_st_T0_A0(OT_LONG + s->mem_index); |
5549 | 465e9838 | bellard | break;
|
5550 | 465e9838 | bellard | case 2: |
5551 | a7812ae4 | pbrook | gen_helper_fisttll_ST0(cpu_tmp1_i64); |
5552 | b6abf97d | bellard | tcg_gen_qemu_st64(cpu_tmp1_i64, cpu_A0, |
5553 | 19e6c4b8 | bellard | (s->mem_index >> 2) - 1); |
5554 | 465e9838 | bellard | break;
|
5555 | 465e9838 | bellard | case 3: |
5556 | 465e9838 | bellard | default:
|
5557 | a7812ae4 | pbrook | gen_helper_fistt_ST0(cpu_tmp2_i32); |
5558 | b6abf97d | bellard | tcg_gen_extu_i32_tl(cpu_T[0], cpu_tmp2_i32);
|
5559 | ba7cd150 | bellard | gen_op_st_T0_A0(OT_WORD + s->mem_index); |
5560 | 19e6c4b8 | bellard | break;
|
5561 | 465e9838 | bellard | } |
5562 | a7812ae4 | pbrook | gen_helper_fpop(); |
5563 | 465e9838 | bellard | break;
|
5564 | 2c0262af | bellard | default:
|
5565 | 2c0262af | bellard | switch(op >> 4) { |
5566 | 2c0262af | bellard | case 0: |
5567 | a7812ae4 | pbrook | gen_helper_fsts_ST0(cpu_tmp2_i32); |
5568 | b6abf97d | bellard | tcg_gen_extu_i32_tl(cpu_T[0], cpu_tmp2_i32);
|
5569 | ba7cd150 | bellard | gen_op_st_T0_A0(OT_LONG + s->mem_index); |
5570 | 2c0262af | bellard | break;
|
5571 | 2c0262af | bellard | case 1: |
5572 | a7812ae4 | pbrook | gen_helper_fistl_ST0(cpu_tmp2_i32); |
5573 | b6abf97d | bellard | tcg_gen_extu_i32_tl(cpu_T[0], cpu_tmp2_i32);
|
5574 | ba7cd150 | bellard | gen_op_st_T0_A0(OT_LONG + s->mem_index); |
5575 | 2c0262af | bellard | break;
|
5576 | 2c0262af | bellard | case 2: |
5577 | a7812ae4 | pbrook | gen_helper_fstl_ST0(cpu_tmp1_i64); |
5578 | b6abf97d | bellard | tcg_gen_qemu_st64(cpu_tmp1_i64, cpu_A0, |
5579 | 19e6c4b8 | bellard | (s->mem_index >> 2) - 1); |
5580 | 2c0262af | bellard | break;
|
5581 | 2c0262af | bellard | case 3: |
5582 | 2c0262af | bellard | default:
|
5583 | a7812ae4 | pbrook | gen_helper_fist_ST0(cpu_tmp2_i32); |
5584 | b6abf97d | bellard | tcg_gen_extu_i32_tl(cpu_T[0], cpu_tmp2_i32);
|
5585 | ba7cd150 | bellard | gen_op_st_T0_A0(OT_WORD + s->mem_index); |
5586 | 2c0262af | bellard | break;
|
5587 | 2c0262af | bellard | } |
5588 | 2c0262af | bellard | if ((op & 7) == 3) |
5589 | a7812ae4 | pbrook | gen_helper_fpop(); |
5590 | 2c0262af | bellard | break;
|
5591 | 2c0262af | bellard | } |
5592 | 2c0262af | bellard | break;
|
5593 | 2c0262af | bellard | case 0x0c: /* fldenv mem */ |
5594 | 19e6c4b8 | bellard | if (s->cc_op != CC_OP_DYNAMIC)
|
5595 | 19e6c4b8 | bellard | gen_op_set_cc_op(s->cc_op); |
5596 | 19e6c4b8 | bellard | gen_jmp_im(pc_start - s->cs_base); |
5597 | a7812ae4 | pbrook | gen_helper_fldenv( |
5598 | 19e6c4b8 | bellard | cpu_A0, tcg_const_i32(s->dflag)); |
5599 | 2c0262af | bellard | break;
|
5600 | 2c0262af | bellard | case 0x0d: /* fldcw mem */ |
5601 | 19e6c4b8 | bellard | gen_op_ld_T0_A0(OT_WORD + s->mem_index); |
5602 | b6abf97d | bellard | tcg_gen_trunc_tl_i32(cpu_tmp2_i32, cpu_T[0]);
|
5603 | a7812ae4 | pbrook | gen_helper_fldcw(cpu_tmp2_i32); |
5604 | 2c0262af | bellard | break;
|
5605 | 2c0262af | bellard | case 0x0e: /* fnstenv mem */ |
5606 | 19e6c4b8 | bellard | if (s->cc_op != CC_OP_DYNAMIC)
|
5607 | 19e6c4b8 | bellard | gen_op_set_cc_op(s->cc_op); |
5608 | 19e6c4b8 | bellard | gen_jmp_im(pc_start - s->cs_base); |
5609 | a7812ae4 | pbrook | gen_helper_fstenv(cpu_A0, tcg_const_i32(s->dflag)); |
5610 | 2c0262af | bellard | break;
|
5611 | 2c0262af | bellard | case 0x0f: /* fnstcw mem */ |
5612 | a7812ae4 | pbrook | gen_helper_fnstcw(cpu_tmp2_i32); |
5613 | b6abf97d | bellard | tcg_gen_extu_i32_tl(cpu_T[0], cpu_tmp2_i32);
|
5614 | 19e6c4b8 | bellard | gen_op_st_T0_A0(OT_WORD + s->mem_index); |
5615 | 2c0262af | bellard | break;
|
5616 | 2c0262af | bellard | case 0x1d: /* fldt mem */ |
5617 | 19e6c4b8 | bellard | if (s->cc_op != CC_OP_DYNAMIC)
|
5618 | 19e6c4b8 | bellard | gen_op_set_cc_op(s->cc_op); |
5619 | 19e6c4b8 | bellard | gen_jmp_im(pc_start - s->cs_base); |
5620 | a7812ae4 | pbrook | gen_helper_fldt_ST0(cpu_A0); |
5621 | 2c0262af | bellard | break;
|
5622 | 2c0262af | bellard | case 0x1f: /* fstpt mem */ |
5623 | 19e6c4b8 | bellard | if (s->cc_op != CC_OP_DYNAMIC)
|
5624 | 19e6c4b8 | bellard | gen_op_set_cc_op(s->cc_op); |
5625 | 19e6c4b8 | bellard | gen_jmp_im(pc_start - s->cs_base); |
5626 | a7812ae4 | pbrook | gen_helper_fstt_ST0(cpu_A0); |
5627 | a7812ae4 | pbrook | gen_helper_fpop(); |
5628 | 2c0262af | bellard | break;
|
5629 | 2c0262af | bellard | case 0x2c: /* frstor mem */ |
5630 | 19e6c4b8 | bellard | if (s->cc_op != CC_OP_DYNAMIC)
|
5631 | 19e6c4b8 | bellard | gen_op_set_cc_op(s->cc_op); |
5632 | 19e6c4b8 | bellard | gen_jmp_im(pc_start - s->cs_base); |
5633 | a7812ae4 | pbrook | gen_helper_frstor(cpu_A0, tcg_const_i32(s->dflag)); |
5634 | 2c0262af | bellard | break;
|
5635 | 2c0262af | bellard | case 0x2e: /* fnsave mem */ |
5636 | 19e6c4b8 | bellard | if (s->cc_op != CC_OP_DYNAMIC)
|
5637 | 19e6c4b8 | bellard | gen_op_set_cc_op(s->cc_op); |
5638 | 19e6c4b8 | bellard | gen_jmp_im(pc_start - s->cs_base); |
5639 | a7812ae4 | pbrook | gen_helper_fsave(cpu_A0, tcg_const_i32(s->dflag)); |
5640 | 2c0262af | bellard | break;
|
5641 | 2c0262af | bellard | case 0x2f: /* fnstsw mem */ |
5642 | a7812ae4 | pbrook | gen_helper_fnstsw(cpu_tmp2_i32); |
5643 | b6abf97d | bellard | tcg_gen_extu_i32_tl(cpu_T[0], cpu_tmp2_i32);
|
5644 | 19e6c4b8 | bellard | gen_op_st_T0_A0(OT_WORD + s->mem_index); |
5645 | 2c0262af | bellard | break;
|
5646 | 2c0262af | bellard | case 0x3c: /* fbld */ |
5647 | 19e6c4b8 | bellard | if (s->cc_op != CC_OP_DYNAMIC)
|
5648 | 19e6c4b8 | bellard | gen_op_set_cc_op(s->cc_op); |
5649 | 19e6c4b8 | bellard | gen_jmp_im(pc_start - s->cs_base); |
5650 | a7812ae4 | pbrook | gen_helper_fbld_ST0(cpu_A0); |
5651 | 2c0262af | bellard | break;
|
5652 | 2c0262af | bellard | case 0x3e: /* fbstp */ |
5653 | 19e6c4b8 | bellard | if (s->cc_op != CC_OP_DYNAMIC)
|
5654 | 19e6c4b8 | bellard | gen_op_set_cc_op(s->cc_op); |
5655 | 19e6c4b8 | bellard | gen_jmp_im(pc_start - s->cs_base); |
5656 | a7812ae4 | pbrook | gen_helper_fbst_ST0(cpu_A0); |
5657 | a7812ae4 | pbrook | gen_helper_fpop(); |
5658 | 2c0262af | bellard | break;
|
5659 | 2c0262af | bellard | case 0x3d: /* fildll */ |
5660 | b6abf97d | bellard | tcg_gen_qemu_ld64(cpu_tmp1_i64, cpu_A0, |
5661 | 19e6c4b8 | bellard | (s->mem_index >> 2) - 1); |
5662 | a7812ae4 | pbrook | gen_helper_fildll_ST0(cpu_tmp1_i64); |
5663 | 2c0262af | bellard | break;
|
5664 | 2c0262af | bellard | case 0x3f: /* fistpll */ |
5665 | a7812ae4 | pbrook | gen_helper_fistll_ST0(cpu_tmp1_i64); |
5666 | b6abf97d | bellard | tcg_gen_qemu_st64(cpu_tmp1_i64, cpu_A0, |
5667 | 19e6c4b8 | bellard | (s->mem_index >> 2) - 1); |
5668 | a7812ae4 | pbrook | gen_helper_fpop(); |
5669 | 2c0262af | bellard | break;
|
5670 | 2c0262af | bellard | default:
|
5671 | 2c0262af | bellard | goto illegal_op;
|
5672 | 2c0262af | bellard | } |
5673 | 2c0262af | bellard | } else {
|
5674 | 2c0262af | bellard | /* register float ops */
|
5675 | 2c0262af | bellard | opreg = rm; |
5676 | 2c0262af | bellard | |
5677 | 2c0262af | bellard | switch(op) {
|
5678 | 2c0262af | bellard | case 0x08: /* fld sti */ |
5679 | a7812ae4 | pbrook | gen_helper_fpush(); |
5680 | a7812ae4 | pbrook | gen_helper_fmov_ST0_STN(tcg_const_i32((opreg + 1) & 7)); |
5681 | 2c0262af | bellard | break;
|
5682 | 2c0262af | bellard | case 0x09: /* fxchg sti */ |
5683 | c169c906 | bellard | case 0x29: /* fxchg4 sti, undocumented op */ |
5684 | c169c906 | bellard | case 0x39: /* fxchg7 sti, undocumented op */ |
5685 | a7812ae4 | pbrook | gen_helper_fxchg_ST0_STN(tcg_const_i32(opreg)); |
5686 | 2c0262af | bellard | break;
|
5687 | 2c0262af | bellard | case 0x0a: /* grp d9/2 */ |
5688 | 2c0262af | bellard | switch(rm) {
|
5689 | 2c0262af | bellard | case 0: /* fnop */ |
5690 | 023fe10d | bellard | /* check exceptions (FreeBSD FPU probe) */
|
5691 | 023fe10d | bellard | if (s->cc_op != CC_OP_DYNAMIC)
|
5692 | 023fe10d | bellard | gen_op_set_cc_op(s->cc_op); |
5693 | 14ce26e7 | bellard | gen_jmp_im(pc_start - s->cs_base); |
5694 | a7812ae4 | pbrook | gen_helper_fwait(); |
5695 | 2c0262af | bellard | break;
|
5696 | 2c0262af | bellard | default:
|
5697 | 2c0262af | bellard | goto illegal_op;
|
5698 | 2c0262af | bellard | } |
5699 | 2c0262af | bellard | break;
|
5700 | 2c0262af | bellard | case 0x0c: /* grp d9/4 */ |
5701 | 2c0262af | bellard | switch(rm) {
|
5702 | 2c0262af | bellard | case 0: /* fchs */ |
5703 | a7812ae4 | pbrook | gen_helper_fchs_ST0(); |
5704 | 2c0262af | bellard | break;
|
5705 | 2c0262af | bellard | case 1: /* fabs */ |
5706 | a7812ae4 | pbrook | gen_helper_fabs_ST0(); |
5707 | 2c0262af | bellard | break;
|
5708 | 2c0262af | bellard | case 4: /* ftst */ |
5709 | a7812ae4 | pbrook | gen_helper_fldz_FT0(); |
5710 | a7812ae4 | pbrook | gen_helper_fcom_ST0_FT0(); |
5711 | 2c0262af | bellard | break;
|
5712 | 2c0262af | bellard | case 5: /* fxam */ |
5713 | a7812ae4 | pbrook | gen_helper_fxam_ST0(); |
5714 | 2c0262af | bellard | break;
|
5715 | 2c0262af | bellard | default:
|
5716 | 2c0262af | bellard | goto illegal_op;
|
5717 | 2c0262af | bellard | } |
5718 | 2c0262af | bellard | break;
|
5719 | 2c0262af | bellard | case 0x0d: /* grp d9/5 */ |
5720 | 2c0262af | bellard | { |
5721 | 2c0262af | bellard | switch(rm) {
|
5722 | 2c0262af | bellard | case 0: |
5723 | a7812ae4 | pbrook | gen_helper_fpush(); |
5724 | a7812ae4 | pbrook | gen_helper_fld1_ST0(); |
5725 | 2c0262af | bellard | break;
|
5726 | 2c0262af | bellard | case 1: |
5727 | a7812ae4 | pbrook | gen_helper_fpush(); |
5728 | a7812ae4 | pbrook | gen_helper_fldl2t_ST0(); |
5729 | 2c0262af | bellard | break;
|
5730 | 2c0262af | bellard | case 2: |
5731 | a7812ae4 | pbrook | gen_helper_fpush(); |
5732 | a7812ae4 | pbrook | gen_helper_fldl2e_ST0(); |
5733 | 2c0262af | bellard | break;
|
5734 | 2c0262af | bellard | case 3: |
5735 | a7812ae4 | pbrook | gen_helper_fpush(); |
5736 | a7812ae4 | pbrook | gen_helper_fldpi_ST0(); |
5737 | 2c0262af | bellard | break;
|
5738 | 2c0262af | bellard | case 4: |
5739 | a7812ae4 | pbrook | gen_helper_fpush(); |
5740 | a7812ae4 | pbrook | gen_helper_fldlg2_ST0(); |
5741 | 2c0262af | bellard | break;
|
5742 | 2c0262af | bellard | case 5: |
5743 | a7812ae4 | pbrook | gen_helper_fpush(); |
5744 | a7812ae4 | pbrook | gen_helper_fldln2_ST0(); |
5745 | 2c0262af | bellard | break;
|
5746 | 2c0262af | bellard | case 6: |
5747 | a7812ae4 | pbrook | gen_helper_fpush(); |
5748 | a7812ae4 | pbrook | gen_helper_fldz_ST0(); |
5749 | 2c0262af | bellard | break;
|
5750 | 2c0262af | bellard | default:
|
5751 | 2c0262af | bellard | goto illegal_op;
|
5752 | 2c0262af | bellard | } |
5753 | 2c0262af | bellard | } |
5754 | 2c0262af | bellard | break;
|
5755 | 2c0262af | bellard | case 0x0e: /* grp d9/6 */ |
5756 | 2c0262af | bellard | switch(rm) {
|
5757 | 2c0262af | bellard | case 0: /* f2xm1 */ |
5758 | a7812ae4 | pbrook | gen_helper_f2xm1(); |
5759 | 2c0262af | bellard | break;
|
5760 | 2c0262af | bellard | case 1: /* fyl2x */ |
5761 | a7812ae4 | pbrook | gen_helper_fyl2x(); |
5762 | 2c0262af | bellard | break;
|
5763 | 2c0262af | bellard | case 2: /* fptan */ |
5764 | a7812ae4 | pbrook | gen_helper_fptan(); |
5765 | 2c0262af | bellard | break;
|
5766 | 2c0262af | bellard | case 3: /* fpatan */ |
5767 | a7812ae4 | pbrook | gen_helper_fpatan(); |
5768 | 2c0262af | bellard | break;
|
5769 | 2c0262af | bellard | case 4: /* fxtract */ |
5770 | a7812ae4 | pbrook | gen_helper_fxtract(); |
5771 | 2c0262af | bellard | break;
|
5772 | 2c0262af | bellard | case 5: /* fprem1 */ |
5773 | a7812ae4 | pbrook | gen_helper_fprem1(); |
5774 | 2c0262af | bellard | break;
|
5775 | 2c0262af | bellard | case 6: /* fdecstp */ |
5776 | a7812ae4 | pbrook | gen_helper_fdecstp(); |
5777 | 2c0262af | bellard | break;
|
5778 | 2c0262af | bellard | default:
|
5779 | 2c0262af | bellard | case 7: /* fincstp */ |
5780 | a7812ae4 | pbrook | gen_helper_fincstp(); |
5781 | 2c0262af | bellard | break;
|
5782 | 2c0262af | bellard | } |
5783 | 2c0262af | bellard | break;
|
5784 | 2c0262af | bellard | case 0x0f: /* grp d9/7 */ |
5785 | 2c0262af | bellard | switch(rm) {
|
5786 | 2c0262af | bellard | case 0: /* fprem */ |
5787 | a7812ae4 | pbrook | gen_helper_fprem(); |
5788 | 2c0262af | bellard | break;
|
5789 | 2c0262af | bellard | case 1: /* fyl2xp1 */ |
5790 | a7812ae4 | pbrook | gen_helper_fyl2xp1(); |
5791 | 2c0262af | bellard | break;
|
5792 | 2c0262af | bellard | case 2: /* fsqrt */ |
5793 | a7812ae4 | pbrook | gen_helper_fsqrt(); |
5794 | 2c0262af | bellard | break;
|
5795 | 2c0262af | bellard | case 3: /* fsincos */ |
5796 | a7812ae4 | pbrook | gen_helper_fsincos(); |
5797 | 2c0262af | bellard | break;
|
5798 | 2c0262af | bellard | case 5: /* fscale */ |
5799 | a7812ae4 | pbrook | gen_helper_fscale(); |
5800 | 2c0262af | bellard | break;
|
5801 | 2c0262af | bellard | case 4: /* frndint */ |
5802 | a7812ae4 | pbrook | gen_helper_frndint(); |
5803 | 2c0262af | bellard | break;
|
5804 | 2c0262af | bellard | case 6: /* fsin */ |
5805 | a7812ae4 | pbrook | gen_helper_fsin(); |
5806 | 2c0262af | bellard | break;
|
5807 | 2c0262af | bellard | default:
|
5808 | 2c0262af | bellard | case 7: /* fcos */ |
5809 | a7812ae4 | pbrook | gen_helper_fcos(); |
5810 | 2c0262af | bellard | break;
|
5811 | 2c0262af | bellard | } |
5812 | 2c0262af | bellard | break;
|
5813 | 2c0262af | bellard | case 0x00: case 0x01: case 0x04 ... 0x07: /* fxxx st, sti */ |
5814 | 2c0262af | bellard | case 0x20: case 0x21: case 0x24 ... 0x27: /* fxxx sti, st */ |
5815 | 2c0262af | bellard | case 0x30: case 0x31: case 0x34 ... 0x37: /* fxxxp sti, st */ |
5816 | 2c0262af | bellard | { |
5817 | 2c0262af | bellard | int op1;
|
5818 | 3b46e624 | ths | |
5819 | 2c0262af | bellard | op1 = op & 7;
|
5820 | 2c0262af | bellard | if (op >= 0x20) { |
5821 | a7812ae4 | pbrook | gen_helper_fp_arith_STN_ST0(op1, opreg); |
5822 | 2c0262af | bellard | if (op >= 0x30) |
5823 | a7812ae4 | pbrook | gen_helper_fpop(); |
5824 | 2c0262af | bellard | } else {
|
5825 | a7812ae4 | pbrook | gen_helper_fmov_FT0_STN(tcg_const_i32(opreg)); |
5826 | a7812ae4 | pbrook | gen_helper_fp_arith_ST0_FT0(op1); |
5827 | 2c0262af | bellard | } |
5828 | 2c0262af | bellard | } |
5829 | 2c0262af | bellard | break;
|
5830 | 2c0262af | bellard | case 0x02: /* fcom */ |
5831 | c169c906 | bellard | case 0x22: /* fcom2, undocumented op */ |
5832 | a7812ae4 | pbrook | gen_helper_fmov_FT0_STN(tcg_const_i32(opreg)); |
5833 | a7812ae4 | pbrook | gen_helper_fcom_ST0_FT0(); |
5834 | 2c0262af | bellard | break;
|
5835 | 2c0262af | bellard | case 0x03: /* fcomp */ |
5836 | c169c906 | bellard | case 0x23: /* fcomp3, undocumented op */ |
5837 | c169c906 | bellard | case 0x32: /* fcomp5, undocumented op */ |
5838 | a7812ae4 | pbrook | gen_helper_fmov_FT0_STN(tcg_const_i32(opreg)); |
5839 | a7812ae4 | pbrook | gen_helper_fcom_ST0_FT0(); |
5840 | a7812ae4 | pbrook | gen_helper_fpop(); |
5841 | 2c0262af | bellard | break;
|
5842 | 2c0262af | bellard | case 0x15: /* da/5 */ |
5843 | 2c0262af | bellard | switch(rm) {
|
5844 | 2c0262af | bellard | case 1: /* fucompp */ |
5845 | a7812ae4 | pbrook | gen_helper_fmov_FT0_STN(tcg_const_i32(1));
|
5846 | a7812ae4 | pbrook | gen_helper_fucom_ST0_FT0(); |
5847 | a7812ae4 | pbrook | gen_helper_fpop(); |
5848 | a7812ae4 | pbrook | gen_helper_fpop(); |
5849 | 2c0262af | bellard | break;
|
5850 | 2c0262af | bellard | default:
|
5851 | 2c0262af | bellard | goto illegal_op;
|
5852 | 2c0262af | bellard | } |
5853 | 2c0262af | bellard | break;
|
5854 | 2c0262af | bellard | case 0x1c: |
5855 | 2c0262af | bellard | switch(rm) {
|
5856 | 2c0262af | bellard | case 0: /* feni (287 only, just do nop here) */ |
5857 | 2c0262af | bellard | break;
|
5858 | 2c0262af | bellard | case 1: /* fdisi (287 only, just do nop here) */ |
5859 | 2c0262af | bellard | break;
|
5860 | 2c0262af | bellard | case 2: /* fclex */ |
5861 | a7812ae4 | pbrook | gen_helper_fclex(); |
5862 | 2c0262af | bellard | break;
|
5863 | 2c0262af | bellard | case 3: /* fninit */ |
5864 | a7812ae4 | pbrook | gen_helper_fninit(); |
5865 | 2c0262af | bellard | break;
|
5866 | 2c0262af | bellard | case 4: /* fsetpm (287 only, just do nop here) */ |
5867 | 2c0262af | bellard | break;
|
5868 | 2c0262af | bellard | default:
|
5869 | 2c0262af | bellard | goto illegal_op;
|
5870 | 2c0262af | bellard | } |
5871 | 2c0262af | bellard | break;
|
5872 | 2c0262af | bellard | case 0x1d: /* fucomi */ |
5873 | 2c0262af | bellard | if (s->cc_op != CC_OP_DYNAMIC)
|
5874 | 2c0262af | bellard | gen_op_set_cc_op(s->cc_op); |
5875 | a7812ae4 | pbrook | gen_helper_fmov_FT0_STN(tcg_const_i32(opreg)); |
5876 | a7812ae4 | pbrook | gen_helper_fucomi_ST0_FT0(); |
5877 | 2c0262af | bellard | s->cc_op = CC_OP_EFLAGS; |
5878 | 2c0262af | bellard | break;
|
5879 | 2c0262af | bellard | case 0x1e: /* fcomi */ |
5880 | 2c0262af | bellard | if (s->cc_op != CC_OP_DYNAMIC)
|
5881 | 2c0262af | bellard | gen_op_set_cc_op(s->cc_op); |
5882 | a7812ae4 | pbrook | gen_helper_fmov_FT0_STN(tcg_const_i32(opreg)); |
5883 | a7812ae4 | pbrook | gen_helper_fcomi_ST0_FT0(); |
5884 | 2c0262af | bellard | s->cc_op = CC_OP_EFLAGS; |
5885 | 2c0262af | bellard | break;
|
5886 | 658c8bda | bellard | case 0x28: /* ffree sti */ |
5887 | a7812ae4 | pbrook | gen_helper_ffree_STN(tcg_const_i32(opreg)); |
5888 | 5fafdf24 | ths | break;
|
5889 | 2c0262af | bellard | case 0x2a: /* fst sti */ |
5890 | a7812ae4 | pbrook | gen_helper_fmov_STN_ST0(tcg_const_i32(opreg)); |
5891 | 2c0262af | bellard | break;
|
5892 | 2c0262af | bellard | case 0x2b: /* fstp sti */ |
5893 | c169c906 | bellard | case 0x0b: /* fstp1 sti, undocumented op */ |
5894 | c169c906 | bellard | case 0x3a: /* fstp8 sti, undocumented op */ |
5895 | c169c906 | bellard | case 0x3b: /* fstp9 sti, undocumented op */ |
5896 | a7812ae4 | pbrook | gen_helper_fmov_STN_ST0(tcg_const_i32(opreg)); |
5897 | a7812ae4 | pbrook | gen_helper_fpop(); |
5898 | 2c0262af | bellard | break;
|
5899 | 2c0262af | bellard | case 0x2c: /* fucom st(i) */ |
5900 | a7812ae4 | pbrook | gen_helper_fmov_FT0_STN(tcg_const_i32(opreg)); |
5901 | a7812ae4 | pbrook | gen_helper_fucom_ST0_FT0(); |
5902 | 2c0262af | bellard | break;
|
5903 | 2c0262af | bellard | case 0x2d: /* fucomp st(i) */ |
5904 | a7812ae4 | pbrook | gen_helper_fmov_FT0_STN(tcg_const_i32(opreg)); |
5905 | a7812ae4 | pbrook | gen_helper_fucom_ST0_FT0(); |
5906 | a7812ae4 | pbrook | gen_helper_fpop(); |
5907 | 2c0262af | bellard | break;
|
5908 | 2c0262af | bellard | case 0x33: /* de/3 */ |
5909 | 2c0262af | bellard | switch(rm) {
|
5910 | 2c0262af | bellard | case 1: /* fcompp */ |
5911 | a7812ae4 | pbrook | gen_helper_fmov_FT0_STN(tcg_const_i32(1));
|
5912 | a7812ae4 | pbrook | gen_helper_fcom_ST0_FT0(); |
5913 | a7812ae4 | pbrook | gen_helper_fpop(); |
5914 | a7812ae4 | pbrook | gen_helper_fpop(); |
5915 | 2c0262af | bellard | break;
|
5916 | 2c0262af | bellard | default:
|
5917 | 2c0262af | bellard | goto illegal_op;
|
5918 | 2c0262af | bellard | } |
5919 | 2c0262af | bellard | break;
|
5920 | c169c906 | bellard | case 0x38: /* ffreep sti, undocumented op */ |
5921 | a7812ae4 | pbrook | gen_helper_ffree_STN(tcg_const_i32(opreg)); |
5922 | a7812ae4 | pbrook | gen_helper_fpop(); |
5923 | c169c906 | bellard | break;
|
5924 | 2c0262af | bellard | case 0x3c: /* df/4 */ |
5925 | 2c0262af | bellard | switch(rm) {
|
5926 | 2c0262af | bellard | case 0: |
5927 | a7812ae4 | pbrook | gen_helper_fnstsw(cpu_tmp2_i32); |
5928 | b6abf97d | bellard | tcg_gen_extu_i32_tl(cpu_T[0], cpu_tmp2_i32);
|
5929 | 19e6c4b8 | bellard | gen_op_mov_reg_T0(OT_WORD, R_EAX); |
5930 | 2c0262af | bellard | break;
|
5931 | 2c0262af | bellard | default:
|
5932 | 2c0262af | bellard | goto illegal_op;
|
5933 | 2c0262af | bellard | } |
5934 | 2c0262af | bellard | break;
|
5935 | 2c0262af | bellard | case 0x3d: /* fucomip */ |
5936 | 2c0262af | bellard | if (s->cc_op != CC_OP_DYNAMIC)
|
5937 | 2c0262af | bellard | gen_op_set_cc_op(s->cc_op); |
5938 | a7812ae4 | pbrook | gen_helper_fmov_FT0_STN(tcg_const_i32(opreg)); |
5939 | a7812ae4 | pbrook | gen_helper_fucomi_ST0_FT0(); |
5940 | a7812ae4 | pbrook | gen_helper_fpop(); |
5941 | 2c0262af | bellard | s->cc_op = CC_OP_EFLAGS; |
5942 | 2c0262af | bellard | break;
|
5943 | 2c0262af | bellard | case 0x3e: /* fcomip */ |
5944 | 2c0262af | bellard | if (s->cc_op != CC_OP_DYNAMIC)
|
5945 | 2c0262af | bellard | gen_op_set_cc_op(s->cc_op); |
5946 | a7812ae4 | pbrook | gen_helper_fmov_FT0_STN(tcg_const_i32(opreg)); |
5947 | a7812ae4 | pbrook | gen_helper_fcomi_ST0_FT0(); |
5948 | a7812ae4 | pbrook | gen_helper_fpop(); |
5949 | 2c0262af | bellard | s->cc_op = CC_OP_EFLAGS; |
5950 | 2c0262af | bellard | break;
|
5951 | a2cc3b24 | bellard | case 0x10 ... 0x13: /* fcmovxx */ |
5952 | a2cc3b24 | bellard | case 0x18 ... 0x1b: |
5953 | a2cc3b24 | bellard | { |
5954 | 19e6c4b8 | bellard | int op1, l1;
|
5955 | d70040bc | pbrook | static const uint8_t fcmov_cc[8] = { |
5956 | a2cc3b24 | bellard | (JCC_B << 1),
|
5957 | a2cc3b24 | bellard | (JCC_Z << 1),
|
5958 | a2cc3b24 | bellard | (JCC_BE << 1),
|
5959 | a2cc3b24 | bellard | (JCC_P << 1),
|
5960 | a2cc3b24 | bellard | }; |
5961 | 1e4840bf | bellard | op1 = fcmov_cc[op & 3] | (((op >> 3) & 1) ^ 1); |
5962 | 19e6c4b8 | bellard | l1 = gen_new_label(); |
5963 | 1e4840bf | bellard | gen_jcc1(s, s->cc_op, op1, l1); |
5964 | a7812ae4 | pbrook | gen_helper_fmov_ST0_STN(tcg_const_i32(opreg)); |
5965 | 19e6c4b8 | bellard | gen_set_label(l1); |
5966 | a2cc3b24 | bellard | } |
5967 | a2cc3b24 | bellard | break;
|
5968 | 2c0262af | bellard | default:
|
5969 | 2c0262af | bellard | goto illegal_op;
|
5970 | 2c0262af | bellard | } |
5971 | 2c0262af | bellard | } |
5972 | 2c0262af | bellard | break;
|
5973 | 2c0262af | bellard | /************************/
|
5974 | 2c0262af | bellard | /* string ops */
|
5975 | 2c0262af | bellard | |
5976 | 2c0262af | bellard | case 0xa4: /* movsS */ |
5977 | 2c0262af | bellard | case 0xa5: |
5978 | 2c0262af | bellard | if ((b & 1) == 0) |
5979 | 2c0262af | bellard | ot = OT_BYTE; |
5980 | 2c0262af | bellard | else
|
5981 | 14ce26e7 | bellard | ot = dflag + OT_WORD; |
5982 | 2c0262af | bellard | |
5983 | 2c0262af | bellard | if (prefixes & (PREFIX_REPZ | PREFIX_REPNZ)) {
|
5984 | 2c0262af | bellard | gen_repz_movs(s, ot, pc_start - s->cs_base, s->pc - s->cs_base); |
5985 | 2c0262af | bellard | } else {
|
5986 | 2c0262af | bellard | gen_movs(s, ot); |
5987 | 2c0262af | bellard | } |
5988 | 2c0262af | bellard | break;
|
5989 | 3b46e624 | ths | |
5990 | 2c0262af | bellard | case 0xaa: /* stosS */ |
5991 | 2c0262af | bellard | case 0xab: |
5992 | 2c0262af | bellard | if ((b & 1) == 0) |
5993 | 2c0262af | bellard | ot = OT_BYTE; |
5994 | 2c0262af | bellard | else
|
5995 | 14ce26e7 | bellard | ot = dflag + OT_WORD; |
5996 | 2c0262af | bellard | |
5997 | 2c0262af | bellard | if (prefixes & (PREFIX_REPZ | PREFIX_REPNZ)) {
|
5998 | 2c0262af | bellard | gen_repz_stos(s, ot, pc_start - s->cs_base, s->pc - s->cs_base); |
5999 | 2c0262af | bellard | } else {
|
6000 | 2c0262af | bellard | gen_stos(s, ot); |
6001 | 2c0262af | bellard | } |
6002 | 2c0262af | bellard | break;
|
6003 | 2c0262af | bellard | case 0xac: /* lodsS */ |
6004 | 2c0262af | bellard | case 0xad: |
6005 | 2c0262af | bellard | if ((b & 1) == 0) |
6006 | 2c0262af | bellard | ot = OT_BYTE; |
6007 | 2c0262af | bellard | else
|
6008 | 14ce26e7 | bellard | ot = dflag + OT_WORD; |
6009 | 2c0262af | bellard | if (prefixes & (PREFIX_REPZ | PREFIX_REPNZ)) {
|
6010 | 2c0262af | bellard | gen_repz_lods(s, ot, pc_start - s->cs_base, s->pc - s->cs_base); |
6011 | 2c0262af | bellard | } else {
|
6012 | 2c0262af | bellard | gen_lods(s, ot); |
6013 | 2c0262af | bellard | } |
6014 | 2c0262af | bellard | break;
|
6015 | 2c0262af | bellard | case 0xae: /* scasS */ |
6016 | 2c0262af | bellard | case 0xaf: |
6017 | 2c0262af | bellard | if ((b & 1) == 0) |
6018 | 2c0262af | bellard | ot = OT_BYTE; |
6019 | 2c0262af | bellard | else
|
6020 | 14ce26e7 | bellard | ot = dflag + OT_WORD; |
6021 | 2c0262af | bellard | if (prefixes & PREFIX_REPNZ) {
|
6022 | 2c0262af | bellard | gen_repz_scas(s, ot, pc_start - s->cs_base, s->pc - s->cs_base, 1);
|
6023 | 2c0262af | bellard | } else if (prefixes & PREFIX_REPZ) { |
6024 | 2c0262af | bellard | gen_repz_scas(s, ot, pc_start - s->cs_base, s->pc - s->cs_base, 0);
|
6025 | 2c0262af | bellard | } else {
|
6026 | 2c0262af | bellard | gen_scas(s, ot); |
6027 | 2c0262af | bellard | s->cc_op = CC_OP_SUBB + ot; |
6028 | 2c0262af | bellard | } |
6029 | 2c0262af | bellard | break;
|
6030 | 2c0262af | bellard | |
6031 | 2c0262af | bellard | case 0xa6: /* cmpsS */ |
6032 | 2c0262af | bellard | case 0xa7: |
6033 | 2c0262af | bellard | if ((b & 1) == 0) |
6034 | 2c0262af | bellard | ot = OT_BYTE; |
6035 | 2c0262af | bellard | else
|
6036 | 14ce26e7 | bellard | ot = dflag + OT_WORD; |
6037 | 2c0262af | bellard | if (prefixes & PREFIX_REPNZ) {
|
6038 | 2c0262af | bellard | gen_repz_cmps(s, ot, pc_start - s->cs_base, s->pc - s->cs_base, 1);
|
6039 | 2c0262af | bellard | } else if (prefixes & PREFIX_REPZ) { |
6040 | 2c0262af | bellard | gen_repz_cmps(s, ot, pc_start - s->cs_base, s->pc - s->cs_base, 0);
|
6041 | 2c0262af | bellard | } else {
|
6042 | 2c0262af | bellard | gen_cmps(s, ot); |
6043 | 2c0262af | bellard | s->cc_op = CC_OP_SUBB + ot; |
6044 | 2c0262af | bellard | } |
6045 | 2c0262af | bellard | break;
|
6046 | 2c0262af | bellard | case 0x6c: /* insS */ |
6047 | 2c0262af | bellard | case 0x6d: |
6048 | f115e911 | bellard | if ((b & 1) == 0) |
6049 | f115e911 | bellard | ot = OT_BYTE; |
6050 | f115e911 | bellard | else
|
6051 | f115e911 | bellard | ot = dflag ? OT_LONG : OT_WORD; |
6052 | 57fec1fe | bellard | gen_op_mov_TN_reg(OT_WORD, 0, R_EDX);
|
6053 | 0573fbfc | ths | gen_op_andl_T0_ffff(); |
6054 | b8b6a50b | bellard | gen_check_io(s, ot, pc_start - s->cs_base, |
6055 | b8b6a50b | bellard | SVM_IOIO_TYPE_MASK | svm_is_rep(prefixes) | 4);
|
6056 | f115e911 | bellard | if (prefixes & (PREFIX_REPZ | PREFIX_REPNZ)) {
|
6057 | f115e911 | bellard | gen_repz_ins(s, ot, pc_start - s->cs_base, s->pc - s->cs_base); |
6058 | 2c0262af | bellard | } else {
|
6059 | f115e911 | bellard | gen_ins(s, ot); |
6060 | 2e70f6ef | pbrook | if (use_icount) {
|
6061 | 2e70f6ef | pbrook | gen_jmp(s, s->pc - s->cs_base); |
6062 | 2e70f6ef | pbrook | } |
6063 | 2c0262af | bellard | } |
6064 | 2c0262af | bellard | break;
|
6065 | 2c0262af | bellard | case 0x6e: /* outsS */ |
6066 | 2c0262af | bellard | case 0x6f: |
6067 | f115e911 | bellard | if ((b & 1) == 0) |
6068 | f115e911 | bellard | ot = OT_BYTE; |
6069 | f115e911 | bellard | else
|
6070 | f115e911 | bellard | ot = dflag ? OT_LONG : OT_WORD; |
6071 | 57fec1fe | bellard | gen_op_mov_TN_reg(OT_WORD, 0, R_EDX);
|
6072 | 0573fbfc | ths | gen_op_andl_T0_ffff(); |
6073 | b8b6a50b | bellard | gen_check_io(s, ot, pc_start - s->cs_base, |
6074 | b8b6a50b | bellard | svm_is_rep(prefixes) | 4);
|
6075 | f115e911 | bellard | if (prefixes & (PREFIX_REPZ | PREFIX_REPNZ)) {
|
6076 | f115e911 | bellard | gen_repz_outs(s, ot, pc_start - s->cs_base, s->pc - s->cs_base); |
6077 | 2c0262af | bellard | } else {
|
6078 | f115e911 | bellard | gen_outs(s, ot); |
6079 | 2e70f6ef | pbrook | if (use_icount) {
|
6080 | 2e70f6ef | pbrook | gen_jmp(s, s->pc - s->cs_base); |
6081 | 2e70f6ef | pbrook | } |
6082 | 2c0262af | bellard | } |
6083 | 2c0262af | bellard | break;
|
6084 | 2c0262af | bellard | |
6085 | 2c0262af | bellard | /************************/
|
6086 | 2c0262af | bellard | /* port I/O */
|
6087 | 0573fbfc | ths | |
6088 | 2c0262af | bellard | case 0xe4: |
6089 | 2c0262af | bellard | case 0xe5: |
6090 | f115e911 | bellard | if ((b & 1) == 0) |
6091 | f115e911 | bellard | ot = OT_BYTE; |
6092 | f115e911 | bellard | else
|
6093 | f115e911 | bellard | ot = dflag ? OT_LONG : OT_WORD; |
6094 | f115e911 | bellard | val = ldub_code(s->pc++); |
6095 | f115e911 | bellard | gen_op_movl_T0_im(val); |
6096 | b8b6a50b | bellard | gen_check_io(s, ot, pc_start - s->cs_base, |
6097 | b8b6a50b | bellard | SVM_IOIO_TYPE_MASK | svm_is_rep(prefixes)); |
6098 | 2e70f6ef | pbrook | if (use_icount)
|
6099 | 2e70f6ef | pbrook | gen_io_start(); |
6100 | b6abf97d | bellard | tcg_gen_trunc_tl_i32(cpu_tmp2_i32, cpu_T[0]);
|
6101 | a7812ae4 | pbrook | gen_helper_in_func(ot, cpu_T[1], cpu_tmp2_i32);
|
6102 | 57fec1fe | bellard | gen_op_mov_reg_T1(ot, R_EAX); |
6103 | 2e70f6ef | pbrook | if (use_icount) {
|
6104 | 2e70f6ef | pbrook | gen_io_end(); |
6105 | 2e70f6ef | pbrook | gen_jmp(s, s->pc - s->cs_base); |
6106 | 2e70f6ef | pbrook | } |
6107 | 2c0262af | bellard | break;
|
6108 | 2c0262af | bellard | case 0xe6: |
6109 | 2c0262af | bellard | case 0xe7: |
6110 | f115e911 | bellard | if ((b & 1) == 0) |
6111 | f115e911 | bellard | ot = OT_BYTE; |
6112 | f115e911 | bellard | else
|
6113 | f115e911 | bellard | ot = dflag ? OT_LONG : OT_WORD; |
6114 | f115e911 | bellard | val = ldub_code(s->pc++); |
6115 | f115e911 | bellard | gen_op_movl_T0_im(val); |
6116 | b8b6a50b | bellard | gen_check_io(s, ot, pc_start - s->cs_base, |
6117 | b8b6a50b | bellard | svm_is_rep(prefixes)); |
6118 | 57fec1fe | bellard | gen_op_mov_TN_reg(ot, 1, R_EAX);
|
6119 | b8b6a50b | bellard | |
6120 | 2e70f6ef | pbrook | if (use_icount)
|
6121 | 2e70f6ef | pbrook | gen_io_start(); |
6122 | b6abf97d | bellard | tcg_gen_trunc_tl_i32(cpu_tmp2_i32, cpu_T[0]);
|
6123 | b6abf97d | bellard | tcg_gen_andi_i32(cpu_tmp2_i32, cpu_tmp2_i32, 0xffff);
|
6124 | b6abf97d | bellard | tcg_gen_trunc_tl_i32(cpu_tmp3_i32, cpu_T[1]);
|
6125 | a7812ae4 | pbrook | gen_helper_out_func(ot, cpu_tmp2_i32, cpu_tmp3_i32); |
6126 | 2e70f6ef | pbrook | if (use_icount) {
|
6127 | 2e70f6ef | pbrook | gen_io_end(); |
6128 | 2e70f6ef | pbrook | gen_jmp(s, s->pc - s->cs_base); |
6129 | 2e70f6ef | pbrook | } |
6130 | 2c0262af | bellard | break;
|
6131 | 2c0262af | bellard | case 0xec: |
6132 | 2c0262af | bellard | case 0xed: |
6133 | f115e911 | bellard | if ((b & 1) == 0) |
6134 | f115e911 | bellard | ot = OT_BYTE; |
6135 | f115e911 | bellard | else
|
6136 | f115e911 | bellard | ot = dflag ? OT_LONG : OT_WORD; |
6137 | 57fec1fe | bellard | gen_op_mov_TN_reg(OT_WORD, 0, R_EDX);
|
6138 | 4f31916f | bellard | gen_op_andl_T0_ffff(); |
6139 | b8b6a50b | bellard | gen_check_io(s, ot, pc_start - s->cs_base, |
6140 | b8b6a50b | bellard | SVM_IOIO_TYPE_MASK | svm_is_rep(prefixes)); |
6141 | 2e70f6ef | pbrook | if (use_icount)
|
6142 | 2e70f6ef | pbrook | gen_io_start(); |
6143 | b6abf97d | bellard | tcg_gen_trunc_tl_i32(cpu_tmp2_i32, cpu_T[0]);
|
6144 | a7812ae4 | pbrook | gen_helper_in_func(ot, cpu_T[1], cpu_tmp2_i32);
|
6145 | 57fec1fe | bellard | gen_op_mov_reg_T1(ot, R_EAX); |
6146 | 2e70f6ef | pbrook | if (use_icount) {
|
6147 | 2e70f6ef | pbrook | gen_io_end(); |
6148 | 2e70f6ef | pbrook | gen_jmp(s, s->pc - s->cs_base); |
6149 | 2e70f6ef | pbrook | } |
6150 | 2c0262af | bellard | break;
|
6151 | 2c0262af | bellard | case 0xee: |
6152 | 2c0262af | bellard | case 0xef: |
6153 | f115e911 | bellard | if ((b & 1) == 0) |
6154 | f115e911 | bellard | ot = OT_BYTE; |
6155 | f115e911 | bellard | else
|
6156 | f115e911 | bellard | ot = dflag ? OT_LONG : OT_WORD; |
6157 | 57fec1fe | bellard | gen_op_mov_TN_reg(OT_WORD, 0, R_EDX);
|
6158 | 4f31916f | bellard | gen_op_andl_T0_ffff(); |
6159 | b8b6a50b | bellard | gen_check_io(s, ot, pc_start - s->cs_base, |
6160 | b8b6a50b | bellard | svm_is_rep(prefixes)); |
6161 | 57fec1fe | bellard | gen_op_mov_TN_reg(ot, 1, R_EAX);
|
6162 | b8b6a50b | bellard | |
6163 | 2e70f6ef | pbrook | if (use_icount)
|
6164 | 2e70f6ef | pbrook | gen_io_start(); |
6165 | b6abf97d | bellard | tcg_gen_trunc_tl_i32(cpu_tmp2_i32, cpu_T[0]);
|
6166 | b6abf97d | bellard | tcg_gen_andi_i32(cpu_tmp2_i32, cpu_tmp2_i32, 0xffff);
|
6167 | b6abf97d | bellard | tcg_gen_trunc_tl_i32(cpu_tmp3_i32, cpu_T[1]);
|
6168 | a7812ae4 | pbrook | gen_helper_out_func(ot, cpu_tmp2_i32, cpu_tmp3_i32); |
6169 | 2e70f6ef | pbrook | if (use_icount) {
|
6170 | 2e70f6ef | pbrook | gen_io_end(); |
6171 | 2e70f6ef | pbrook | gen_jmp(s, s->pc - s->cs_base); |
6172 | 2e70f6ef | pbrook | } |
6173 | 2c0262af | bellard | break;
|
6174 | 2c0262af | bellard | |
6175 | 2c0262af | bellard | /************************/
|
6176 | 2c0262af | bellard | /* control */
|
6177 | 2c0262af | bellard | case 0xc2: /* ret im */ |
6178 | 61382a50 | bellard | val = ldsw_code(s->pc); |
6179 | 2c0262af | bellard | s->pc += 2;
|
6180 | 2c0262af | bellard | gen_pop_T0(s); |
6181 | 8f091a59 | bellard | if (CODE64(s) && s->dflag)
|
6182 | 8f091a59 | bellard | s->dflag = 2;
|
6183 | 2c0262af | bellard | gen_stack_update(s, val + (2 << s->dflag));
|
6184 | 2c0262af | bellard | if (s->dflag == 0) |
6185 | 2c0262af | bellard | gen_op_andl_T0_ffff(); |
6186 | 2c0262af | bellard | gen_op_jmp_T0(); |
6187 | 2c0262af | bellard | gen_eob(s); |
6188 | 2c0262af | bellard | break;
|
6189 | 2c0262af | bellard | case 0xc3: /* ret */ |
6190 | 2c0262af | bellard | gen_pop_T0(s); |
6191 | 2c0262af | bellard | gen_pop_update(s); |
6192 | 2c0262af | bellard | if (s->dflag == 0) |
6193 | 2c0262af | bellard | gen_op_andl_T0_ffff(); |
6194 | 2c0262af | bellard | gen_op_jmp_T0(); |
6195 | 2c0262af | bellard | gen_eob(s); |
6196 | 2c0262af | bellard | break;
|
6197 | 2c0262af | bellard | case 0xca: /* lret im */ |
6198 | 61382a50 | bellard | val = ldsw_code(s->pc); |
6199 | 2c0262af | bellard | s->pc += 2;
|
6200 | 2c0262af | bellard | do_lret:
|
6201 | 2c0262af | bellard | if (s->pe && !s->vm86) {
|
6202 | 2c0262af | bellard | if (s->cc_op != CC_OP_DYNAMIC)
|
6203 | 2c0262af | bellard | gen_op_set_cc_op(s->cc_op); |
6204 | 14ce26e7 | bellard | gen_jmp_im(pc_start - s->cs_base); |
6205 | a7812ae4 | pbrook | gen_helper_lret_protected(tcg_const_i32(s->dflag), |
6206 | a7812ae4 | pbrook | tcg_const_i32(val)); |
6207 | 2c0262af | bellard | } else {
|
6208 | 2c0262af | bellard | gen_stack_A0(s); |
6209 | 2c0262af | bellard | /* pop offset */
|
6210 | 57fec1fe | bellard | gen_op_ld_T0_A0(1 + s->dflag + s->mem_index);
|
6211 | 2c0262af | bellard | if (s->dflag == 0) |
6212 | 2c0262af | bellard | gen_op_andl_T0_ffff(); |
6213 | 2c0262af | bellard | /* NOTE: keeping EIP updated is not a problem in case of
|
6214 | 2c0262af | bellard | exception */
|
6215 | 2c0262af | bellard | gen_op_jmp_T0(); |
6216 | 2c0262af | bellard | /* pop selector */
|
6217 | 2c0262af | bellard | gen_op_addl_A0_im(2 << s->dflag);
|
6218 | 57fec1fe | bellard | gen_op_ld_T0_A0(1 + s->dflag + s->mem_index);
|
6219 | 3bd7da9e | bellard | gen_op_movl_seg_T0_vm(R_CS); |
6220 | 2c0262af | bellard | /* add stack offset */
|
6221 | 2c0262af | bellard | gen_stack_update(s, val + (4 << s->dflag));
|
6222 | 2c0262af | bellard | } |
6223 | 2c0262af | bellard | gen_eob(s); |
6224 | 2c0262af | bellard | break;
|
6225 | 2c0262af | bellard | case 0xcb: /* lret */ |
6226 | 2c0262af | bellard | val = 0;
|
6227 | 2c0262af | bellard | goto do_lret;
|
6228 | 2c0262af | bellard | case 0xcf: /* iret */ |
6229 | 872929aa | bellard | gen_svm_check_intercept(s, pc_start, SVM_EXIT_IRET); |
6230 | 2c0262af | bellard | if (!s->pe) {
|
6231 | 2c0262af | bellard | /* real mode */
|
6232 | a7812ae4 | pbrook | gen_helper_iret_real(tcg_const_i32(s->dflag)); |
6233 | 2c0262af | bellard | s->cc_op = CC_OP_EFLAGS; |
6234 | f115e911 | bellard | } else if (s->vm86) { |
6235 | f115e911 | bellard | if (s->iopl != 3) { |
6236 | f115e911 | bellard | gen_exception(s, EXCP0D_GPF, pc_start - s->cs_base); |
6237 | f115e911 | bellard | } else {
|
6238 | a7812ae4 | pbrook | gen_helper_iret_real(tcg_const_i32(s->dflag)); |
6239 | f115e911 | bellard | s->cc_op = CC_OP_EFLAGS; |
6240 | f115e911 | bellard | } |
6241 | 2c0262af | bellard | } else {
|
6242 | 2c0262af | bellard | if (s->cc_op != CC_OP_DYNAMIC)
|
6243 | 2c0262af | bellard | gen_op_set_cc_op(s->cc_op); |
6244 | 14ce26e7 | bellard | gen_jmp_im(pc_start - s->cs_base); |
6245 | a7812ae4 | pbrook | gen_helper_iret_protected(tcg_const_i32(s->dflag), |
6246 | a7812ae4 | pbrook | tcg_const_i32(s->pc - s->cs_base)); |
6247 | 2c0262af | bellard | s->cc_op = CC_OP_EFLAGS; |
6248 | 2c0262af | bellard | } |
6249 | 2c0262af | bellard | gen_eob(s); |
6250 | 2c0262af | bellard | break;
|
6251 | 2c0262af | bellard | case 0xe8: /* call im */ |
6252 | 2c0262af | bellard | { |
6253 | 14ce26e7 | bellard | if (dflag)
|
6254 | 14ce26e7 | bellard | tval = (int32_t)insn_get(s, OT_LONG); |
6255 | 14ce26e7 | bellard | else
|
6256 | 14ce26e7 | bellard | tval = (int16_t)insn_get(s, OT_WORD); |
6257 | 2c0262af | bellard | next_eip = s->pc - s->cs_base; |
6258 | 14ce26e7 | bellard | tval += next_eip; |
6259 | 2c0262af | bellard | if (s->dflag == 0) |
6260 | 14ce26e7 | bellard | tval &= 0xffff;
|
6261 | 99596385 | Aurelien Jarno | else if(!CODE64(s)) |
6262 | 99596385 | Aurelien Jarno | tval &= 0xffffffff;
|
6263 | 14ce26e7 | bellard | gen_movtl_T0_im(next_eip); |
6264 | 2c0262af | bellard | gen_push_T0(s); |
6265 | 14ce26e7 | bellard | gen_jmp(s, tval); |
6266 | 2c0262af | bellard | } |
6267 | 2c0262af | bellard | break;
|
6268 | 2c0262af | bellard | case 0x9a: /* lcall im */ |
6269 | 2c0262af | bellard | { |
6270 | 2c0262af | bellard | unsigned int selector, offset; |
6271 | 3b46e624 | ths | |
6272 | 14ce26e7 | bellard | if (CODE64(s))
|
6273 | 14ce26e7 | bellard | goto illegal_op;
|
6274 | 2c0262af | bellard | ot = dflag ? OT_LONG : OT_WORD; |
6275 | 2c0262af | bellard | offset = insn_get(s, ot); |
6276 | 2c0262af | bellard | selector = insn_get(s, OT_WORD); |
6277 | 3b46e624 | ths | |
6278 | 2c0262af | bellard | gen_op_movl_T0_im(selector); |
6279 | 14ce26e7 | bellard | gen_op_movl_T1_imu(offset); |
6280 | 2c0262af | bellard | } |
6281 | 2c0262af | bellard | goto do_lcall;
|
6282 | ecada8a2 | bellard | case 0xe9: /* jmp im */ |
6283 | 14ce26e7 | bellard | if (dflag)
|
6284 | 14ce26e7 | bellard | tval = (int32_t)insn_get(s, OT_LONG); |
6285 | 14ce26e7 | bellard | else
|
6286 | 14ce26e7 | bellard | tval = (int16_t)insn_get(s, OT_WORD); |
6287 | 14ce26e7 | bellard | tval += s->pc - s->cs_base; |
6288 | 2c0262af | bellard | if (s->dflag == 0) |
6289 | 14ce26e7 | bellard | tval &= 0xffff;
|
6290 | 32938e12 | aurel32 | else if(!CODE64(s)) |
6291 | 32938e12 | aurel32 | tval &= 0xffffffff;
|
6292 | 14ce26e7 | bellard | gen_jmp(s, tval); |
6293 | 2c0262af | bellard | break;
|
6294 | 2c0262af | bellard | case 0xea: /* ljmp im */ |
6295 | 2c0262af | bellard | { |
6296 | 2c0262af | bellard | unsigned int selector, offset; |
6297 | 2c0262af | bellard | |
6298 | 14ce26e7 | bellard | if (CODE64(s))
|
6299 | 14ce26e7 | bellard | goto illegal_op;
|
6300 | 2c0262af | bellard | ot = dflag ? OT_LONG : OT_WORD; |
6301 | 2c0262af | bellard | offset = insn_get(s, ot); |
6302 | 2c0262af | bellard | selector = insn_get(s, OT_WORD); |
6303 | 3b46e624 | ths | |
6304 | 2c0262af | bellard | gen_op_movl_T0_im(selector); |
6305 | 14ce26e7 | bellard | gen_op_movl_T1_imu(offset); |
6306 | 2c0262af | bellard | } |
6307 | 2c0262af | bellard | goto do_ljmp;
|
6308 | 2c0262af | bellard | case 0xeb: /* jmp Jb */ |
6309 | 14ce26e7 | bellard | tval = (int8_t)insn_get(s, OT_BYTE); |
6310 | 14ce26e7 | bellard | tval += s->pc - s->cs_base; |
6311 | 2c0262af | bellard | if (s->dflag == 0) |
6312 | 14ce26e7 | bellard | tval &= 0xffff;
|
6313 | 14ce26e7 | bellard | gen_jmp(s, tval); |
6314 | 2c0262af | bellard | break;
|
6315 | 2c0262af | bellard | case 0x70 ... 0x7f: /* jcc Jb */ |
6316 | 14ce26e7 | bellard | tval = (int8_t)insn_get(s, OT_BYTE); |
6317 | 2c0262af | bellard | goto do_jcc;
|
6318 | 2c0262af | bellard | case 0x180 ... 0x18f: /* jcc Jv */ |
6319 | 2c0262af | bellard | if (dflag) {
|
6320 | 14ce26e7 | bellard | tval = (int32_t)insn_get(s, OT_LONG); |
6321 | 2c0262af | bellard | } else {
|
6322 | 5fafdf24 | ths | tval = (int16_t)insn_get(s, OT_WORD); |
6323 | 2c0262af | bellard | } |
6324 | 2c0262af | bellard | do_jcc:
|
6325 | 2c0262af | bellard | next_eip = s->pc - s->cs_base; |
6326 | 14ce26e7 | bellard | tval += next_eip; |
6327 | 2c0262af | bellard | if (s->dflag == 0) |
6328 | 14ce26e7 | bellard | tval &= 0xffff;
|
6329 | 14ce26e7 | bellard | gen_jcc(s, b, tval, next_eip); |
6330 | 2c0262af | bellard | break;
|
6331 | 2c0262af | bellard | |
6332 | 2c0262af | bellard | case 0x190 ... 0x19f: /* setcc Gv */ |
6333 | 61382a50 | bellard | modrm = ldub_code(s->pc++); |
6334 | 2c0262af | bellard | gen_setcc(s, b); |
6335 | 2c0262af | bellard | gen_ldst_modrm(s, modrm, OT_BYTE, OR_TMP0, 1);
|
6336 | 2c0262af | bellard | break;
|
6337 | 2c0262af | bellard | case 0x140 ... 0x14f: /* cmov Gv, Ev */ |
6338 | 8e1c85e3 | bellard | { |
6339 | 8e1c85e3 | bellard | int l1;
|
6340 | 1e4840bf | bellard | TCGv t0; |
6341 | 1e4840bf | bellard | |
6342 | 8e1c85e3 | bellard | ot = dflag + OT_WORD; |
6343 | 8e1c85e3 | bellard | modrm = ldub_code(s->pc++); |
6344 | 8e1c85e3 | bellard | reg = ((modrm >> 3) & 7) | rex_r; |
6345 | 8e1c85e3 | bellard | mod = (modrm >> 6) & 3; |
6346 | a7812ae4 | pbrook | t0 = tcg_temp_local_new(); |
6347 | 8e1c85e3 | bellard | if (mod != 3) { |
6348 | 8e1c85e3 | bellard | gen_lea_modrm(s, modrm, ®_addr, &offset_addr); |
6349 | 1e4840bf | bellard | gen_op_ld_v(ot + s->mem_index, t0, cpu_A0); |
6350 | 8e1c85e3 | bellard | } else {
|
6351 | 8e1c85e3 | bellard | rm = (modrm & 7) | REX_B(s);
|
6352 | 1e4840bf | bellard | gen_op_mov_v_reg(ot, t0, rm); |
6353 | 8e1c85e3 | bellard | } |
6354 | 8e1c85e3 | bellard | #ifdef TARGET_X86_64
|
6355 | 8e1c85e3 | bellard | if (ot == OT_LONG) {
|
6356 | 8e1c85e3 | bellard | /* XXX: specific Intel behaviour ? */
|
6357 | 8e1c85e3 | bellard | l1 = gen_new_label(); |
6358 | 8e1c85e3 | bellard | gen_jcc1(s, s->cc_op, b ^ 1, l1);
|
6359 | cc739bb0 | Laurent Desnogues | tcg_gen_mov_tl(cpu_regs[reg], t0); |
6360 | 8e1c85e3 | bellard | gen_set_label(l1); |
6361 | cc739bb0 | Laurent Desnogues | tcg_gen_ext32u_tl(cpu_regs[reg], cpu_regs[reg]); |
6362 | 8e1c85e3 | bellard | } else
|
6363 | 8e1c85e3 | bellard | #endif
|
6364 | 8e1c85e3 | bellard | { |
6365 | 8e1c85e3 | bellard | l1 = gen_new_label(); |
6366 | 8e1c85e3 | bellard | gen_jcc1(s, s->cc_op, b ^ 1, l1);
|
6367 | 1e4840bf | bellard | gen_op_mov_reg_v(ot, reg, t0); |
6368 | 8e1c85e3 | bellard | gen_set_label(l1); |
6369 | 8e1c85e3 | bellard | } |
6370 | 1e4840bf | bellard | tcg_temp_free(t0); |
6371 | 2c0262af | bellard | } |
6372 | 2c0262af | bellard | break;
|
6373 | 3b46e624 | ths | |
6374 | 2c0262af | bellard | /************************/
|
6375 | 2c0262af | bellard | /* flags */
|
6376 | 2c0262af | bellard | case 0x9c: /* pushf */ |
6377 | 872929aa | bellard | gen_svm_check_intercept(s, pc_start, SVM_EXIT_PUSHF); |
6378 | 2c0262af | bellard | if (s->vm86 && s->iopl != 3) { |
6379 | 2c0262af | bellard | gen_exception(s, EXCP0D_GPF, pc_start - s->cs_base); |
6380 | 2c0262af | bellard | } else {
|
6381 | 2c0262af | bellard | if (s->cc_op != CC_OP_DYNAMIC)
|
6382 | 2c0262af | bellard | gen_op_set_cc_op(s->cc_op); |
6383 | a7812ae4 | pbrook | gen_helper_read_eflags(cpu_T[0]);
|
6384 | 2c0262af | bellard | gen_push_T0(s); |
6385 | 2c0262af | bellard | } |
6386 | 2c0262af | bellard | break;
|
6387 | 2c0262af | bellard | case 0x9d: /* popf */ |
6388 | 872929aa | bellard | gen_svm_check_intercept(s, pc_start, SVM_EXIT_POPF); |
6389 | 2c0262af | bellard | if (s->vm86 && s->iopl != 3) { |
6390 | 2c0262af | bellard | gen_exception(s, EXCP0D_GPF, pc_start - s->cs_base); |
6391 | 2c0262af | bellard | } else {
|
6392 | 2c0262af | bellard | gen_pop_T0(s); |
6393 | 2c0262af | bellard | if (s->cpl == 0) { |
6394 | 2c0262af | bellard | if (s->dflag) {
|
6395 | a7812ae4 | pbrook | gen_helper_write_eflags(cpu_T[0],
|
6396 | bd7a7b33 | bellard | tcg_const_i32((TF_MASK | AC_MASK | ID_MASK | NT_MASK | IF_MASK | IOPL_MASK))); |
6397 | 2c0262af | bellard | } else {
|
6398 | a7812ae4 | pbrook | gen_helper_write_eflags(cpu_T[0],
|
6399 | bd7a7b33 | bellard | tcg_const_i32((TF_MASK | AC_MASK | ID_MASK | NT_MASK | IF_MASK | IOPL_MASK) & 0xffff));
|
6400 | 2c0262af | bellard | } |
6401 | 2c0262af | bellard | } else {
|
6402 | 4136f33c | bellard | if (s->cpl <= s->iopl) {
|
6403 | 4136f33c | bellard | if (s->dflag) {
|
6404 | a7812ae4 | pbrook | gen_helper_write_eflags(cpu_T[0],
|
6405 | bd7a7b33 | bellard | tcg_const_i32((TF_MASK | AC_MASK | ID_MASK | NT_MASK | IF_MASK))); |
6406 | 4136f33c | bellard | } else {
|
6407 | a7812ae4 | pbrook | gen_helper_write_eflags(cpu_T[0],
|
6408 | bd7a7b33 | bellard | tcg_const_i32((TF_MASK | AC_MASK | ID_MASK | NT_MASK | IF_MASK) & 0xffff));
|
6409 | 4136f33c | bellard | } |
6410 | 2c0262af | bellard | } else {
|
6411 | 4136f33c | bellard | if (s->dflag) {
|
6412 | a7812ae4 | pbrook | gen_helper_write_eflags(cpu_T[0],
|
6413 | bd7a7b33 | bellard | tcg_const_i32((TF_MASK | AC_MASK | ID_MASK | NT_MASK))); |
6414 | 4136f33c | bellard | } else {
|
6415 | a7812ae4 | pbrook | gen_helper_write_eflags(cpu_T[0],
|
6416 | bd7a7b33 | bellard | tcg_const_i32((TF_MASK | AC_MASK | ID_MASK | NT_MASK) & 0xffff));
|
6417 | 4136f33c | bellard | } |
6418 | 2c0262af | bellard | } |
6419 | 2c0262af | bellard | } |
6420 | 2c0262af | bellard | gen_pop_update(s); |
6421 | 2c0262af | bellard | s->cc_op = CC_OP_EFLAGS; |
6422 | 2c0262af | bellard | /* abort translation because TF flag may change */
|
6423 | 14ce26e7 | bellard | gen_jmp_im(s->pc - s->cs_base); |
6424 | 2c0262af | bellard | gen_eob(s); |
6425 | 2c0262af | bellard | } |
6426 | 2c0262af | bellard | break;
|
6427 | 2c0262af | bellard | case 0x9e: /* sahf */ |
6428 | 12e26b75 | bellard | if (CODE64(s) && !(s->cpuid_ext3_features & CPUID_EXT3_LAHF_LM))
|
6429 | 14ce26e7 | bellard | goto illegal_op;
|
6430 | 57fec1fe | bellard | gen_op_mov_TN_reg(OT_BYTE, 0, R_AH);
|
6431 | 2c0262af | bellard | if (s->cc_op != CC_OP_DYNAMIC)
|
6432 | 2c0262af | bellard | gen_op_set_cc_op(s->cc_op); |
6433 | bd7a7b33 | bellard | gen_compute_eflags(cpu_cc_src); |
6434 | bd7a7b33 | bellard | tcg_gen_andi_tl(cpu_cc_src, cpu_cc_src, CC_O); |
6435 | bd7a7b33 | bellard | tcg_gen_andi_tl(cpu_T[0], cpu_T[0], CC_S | CC_Z | CC_A | CC_P | CC_C); |
6436 | bd7a7b33 | bellard | tcg_gen_or_tl(cpu_cc_src, cpu_cc_src, cpu_T[0]);
|
6437 | 2c0262af | bellard | s->cc_op = CC_OP_EFLAGS; |
6438 | 2c0262af | bellard | break;
|
6439 | 2c0262af | bellard | case 0x9f: /* lahf */ |
6440 | 12e26b75 | bellard | if (CODE64(s) && !(s->cpuid_ext3_features & CPUID_EXT3_LAHF_LM))
|
6441 | 14ce26e7 | bellard | goto illegal_op;
|
6442 | 2c0262af | bellard | if (s->cc_op != CC_OP_DYNAMIC)
|
6443 | 2c0262af | bellard | gen_op_set_cc_op(s->cc_op); |
6444 | bd7a7b33 | bellard | gen_compute_eflags(cpu_T[0]);
|
6445 | bd7a7b33 | bellard | /* Note: gen_compute_eflags() only gives the condition codes */
|
6446 | bd7a7b33 | bellard | tcg_gen_ori_tl(cpu_T[0], cpu_T[0], 0x02); |
6447 | 57fec1fe | bellard | gen_op_mov_reg_T0(OT_BYTE, R_AH); |
6448 | 2c0262af | bellard | break;
|
6449 | 2c0262af | bellard | case 0xf5: /* cmc */ |
6450 | 2c0262af | bellard | if (s->cc_op != CC_OP_DYNAMIC)
|
6451 | 2c0262af | bellard | gen_op_set_cc_op(s->cc_op); |
6452 | bd7a7b33 | bellard | gen_compute_eflags(cpu_cc_src); |
6453 | bd7a7b33 | bellard | tcg_gen_xori_tl(cpu_cc_src, cpu_cc_src, CC_C); |
6454 | 2c0262af | bellard | s->cc_op = CC_OP_EFLAGS; |
6455 | 2c0262af | bellard | break;
|
6456 | 2c0262af | bellard | case 0xf8: /* clc */ |
6457 | 2c0262af | bellard | if (s->cc_op != CC_OP_DYNAMIC)
|
6458 | 2c0262af | bellard | gen_op_set_cc_op(s->cc_op); |
6459 | bd7a7b33 | bellard | gen_compute_eflags(cpu_cc_src); |
6460 | bd7a7b33 | bellard | tcg_gen_andi_tl(cpu_cc_src, cpu_cc_src, ~CC_C); |
6461 | 2c0262af | bellard | s->cc_op = CC_OP_EFLAGS; |
6462 | 2c0262af | bellard | break;
|
6463 | 2c0262af | bellard | case 0xf9: /* stc */ |
6464 | 2c0262af | bellard | if (s->cc_op != CC_OP_DYNAMIC)
|
6465 | 2c0262af | bellard | gen_op_set_cc_op(s->cc_op); |
6466 | bd7a7b33 | bellard | gen_compute_eflags(cpu_cc_src); |
6467 | bd7a7b33 | bellard | tcg_gen_ori_tl(cpu_cc_src, cpu_cc_src, CC_C); |
6468 | 2c0262af | bellard | s->cc_op = CC_OP_EFLAGS; |
6469 | 2c0262af | bellard | break;
|
6470 | 2c0262af | bellard | case 0xfc: /* cld */ |
6471 | b6abf97d | bellard | tcg_gen_movi_i32(cpu_tmp2_i32, 1);
|
6472 | b6abf97d | bellard | tcg_gen_st_i32(cpu_tmp2_i32, cpu_env, offsetof(CPUState, df)); |
6473 | 2c0262af | bellard | break;
|
6474 | 2c0262af | bellard | case 0xfd: /* std */ |
6475 | b6abf97d | bellard | tcg_gen_movi_i32(cpu_tmp2_i32, -1);
|
6476 | b6abf97d | bellard | tcg_gen_st_i32(cpu_tmp2_i32, cpu_env, offsetof(CPUState, df)); |
6477 | 2c0262af | bellard | break;
|
6478 | 2c0262af | bellard | |
6479 | 2c0262af | bellard | /************************/
|
6480 | 2c0262af | bellard | /* bit operations */
|
6481 | 2c0262af | bellard | case 0x1ba: /* bt/bts/btr/btc Gv, im */ |
6482 | 14ce26e7 | bellard | ot = dflag + OT_WORD; |
6483 | 61382a50 | bellard | modrm = ldub_code(s->pc++); |
6484 | 33698e5f | bellard | op = (modrm >> 3) & 7; |
6485 | 2c0262af | bellard | mod = (modrm >> 6) & 3; |
6486 | 14ce26e7 | bellard | rm = (modrm & 7) | REX_B(s);
|
6487 | 2c0262af | bellard | if (mod != 3) { |
6488 | 14ce26e7 | bellard | s->rip_offset = 1;
|
6489 | 2c0262af | bellard | gen_lea_modrm(s, modrm, ®_addr, &offset_addr); |
6490 | 57fec1fe | bellard | gen_op_ld_T0_A0(ot + s->mem_index); |
6491 | 2c0262af | bellard | } else {
|
6492 | 57fec1fe | bellard | gen_op_mov_TN_reg(ot, 0, rm);
|
6493 | 2c0262af | bellard | } |
6494 | 2c0262af | bellard | /* load shift */
|
6495 | 61382a50 | bellard | val = ldub_code(s->pc++); |
6496 | 2c0262af | bellard | gen_op_movl_T1_im(val); |
6497 | 2c0262af | bellard | if (op < 4) |
6498 | 2c0262af | bellard | goto illegal_op;
|
6499 | 2c0262af | bellard | op -= 4;
|
6500 | f484d386 | bellard | goto bt_op;
|
6501 | 2c0262af | bellard | case 0x1a3: /* bt Gv, Ev */ |
6502 | 2c0262af | bellard | op = 0;
|
6503 | 2c0262af | bellard | goto do_btx;
|
6504 | 2c0262af | bellard | case 0x1ab: /* bts */ |
6505 | 2c0262af | bellard | op = 1;
|
6506 | 2c0262af | bellard | goto do_btx;
|
6507 | 2c0262af | bellard | case 0x1b3: /* btr */ |
6508 | 2c0262af | bellard | op = 2;
|
6509 | 2c0262af | bellard | goto do_btx;
|
6510 | 2c0262af | bellard | case 0x1bb: /* btc */ |
6511 | 2c0262af | bellard | op = 3;
|
6512 | 2c0262af | bellard | do_btx:
|
6513 | 14ce26e7 | bellard | ot = dflag + OT_WORD; |
6514 | 61382a50 | bellard | modrm = ldub_code(s->pc++); |
6515 | 14ce26e7 | bellard | reg = ((modrm >> 3) & 7) | rex_r; |
6516 | 2c0262af | bellard | mod = (modrm >> 6) & 3; |
6517 | 14ce26e7 | bellard | rm = (modrm & 7) | REX_B(s);
|
6518 | 57fec1fe | bellard | gen_op_mov_TN_reg(OT_LONG, 1, reg);
|
6519 | 2c0262af | bellard | if (mod != 3) { |
6520 | 2c0262af | bellard | gen_lea_modrm(s, modrm, ®_addr, &offset_addr); |
6521 | 2c0262af | bellard | /* specific case: we need to add a displacement */
|
6522 | f484d386 | bellard | gen_exts(ot, cpu_T[1]);
|
6523 | f484d386 | bellard | tcg_gen_sari_tl(cpu_tmp0, cpu_T[1], 3 + ot); |
6524 | f484d386 | bellard | tcg_gen_shli_tl(cpu_tmp0, cpu_tmp0, ot); |
6525 | f484d386 | bellard | tcg_gen_add_tl(cpu_A0, cpu_A0, cpu_tmp0); |
6526 | 57fec1fe | bellard | gen_op_ld_T0_A0(ot + s->mem_index); |
6527 | 2c0262af | bellard | } else {
|
6528 | 57fec1fe | bellard | gen_op_mov_TN_reg(ot, 0, rm);
|
6529 | 2c0262af | bellard | } |
6530 | f484d386 | bellard | bt_op:
|
6531 | f484d386 | bellard | tcg_gen_andi_tl(cpu_T[1], cpu_T[1], (1 << (3 + ot)) - 1); |
6532 | f484d386 | bellard | switch(op) {
|
6533 | f484d386 | bellard | case 0: |
6534 | f484d386 | bellard | tcg_gen_shr_tl(cpu_cc_src, cpu_T[0], cpu_T[1]); |
6535 | f484d386 | bellard | tcg_gen_movi_tl(cpu_cc_dst, 0);
|
6536 | f484d386 | bellard | break;
|
6537 | f484d386 | bellard | case 1: |
6538 | f484d386 | bellard | tcg_gen_shr_tl(cpu_tmp4, cpu_T[0], cpu_T[1]); |
6539 | f484d386 | bellard | tcg_gen_movi_tl(cpu_tmp0, 1);
|
6540 | f484d386 | bellard | tcg_gen_shl_tl(cpu_tmp0, cpu_tmp0, cpu_T[1]);
|
6541 | f484d386 | bellard | tcg_gen_or_tl(cpu_T[0], cpu_T[0], cpu_tmp0); |
6542 | f484d386 | bellard | break;
|
6543 | f484d386 | bellard | case 2: |
6544 | f484d386 | bellard | tcg_gen_shr_tl(cpu_tmp4, cpu_T[0], cpu_T[1]); |
6545 | f484d386 | bellard | tcg_gen_movi_tl(cpu_tmp0, 1);
|
6546 | f484d386 | bellard | tcg_gen_shl_tl(cpu_tmp0, cpu_tmp0, cpu_T[1]);
|
6547 | f484d386 | bellard | tcg_gen_not_tl(cpu_tmp0, cpu_tmp0); |
6548 | f484d386 | bellard | tcg_gen_and_tl(cpu_T[0], cpu_T[0], cpu_tmp0); |
6549 | f484d386 | bellard | break;
|
6550 | f484d386 | bellard | default:
|
6551 | f484d386 | bellard | case 3: |
6552 | f484d386 | bellard | tcg_gen_shr_tl(cpu_tmp4, cpu_T[0], cpu_T[1]); |
6553 | f484d386 | bellard | tcg_gen_movi_tl(cpu_tmp0, 1);
|
6554 | f484d386 | bellard | tcg_gen_shl_tl(cpu_tmp0, cpu_tmp0, cpu_T[1]);
|
6555 | f484d386 | bellard | tcg_gen_xor_tl(cpu_T[0], cpu_T[0], cpu_tmp0); |
6556 | f484d386 | bellard | break;
|
6557 | f484d386 | bellard | } |
6558 | 2c0262af | bellard | s->cc_op = CC_OP_SARB + ot; |
6559 | 2c0262af | bellard | if (op != 0) { |
6560 | 2c0262af | bellard | if (mod != 3) |
6561 | 57fec1fe | bellard | gen_op_st_T0_A0(ot + s->mem_index); |
6562 | 2c0262af | bellard | else
|
6563 | 57fec1fe | bellard | gen_op_mov_reg_T0(ot, rm); |
6564 | f484d386 | bellard | tcg_gen_mov_tl(cpu_cc_src, cpu_tmp4); |
6565 | f484d386 | bellard | tcg_gen_movi_tl(cpu_cc_dst, 0);
|
6566 | 2c0262af | bellard | } |
6567 | 2c0262af | bellard | break;
|
6568 | 2c0262af | bellard | case 0x1bc: /* bsf */ |
6569 | 2c0262af | bellard | case 0x1bd: /* bsr */ |
6570 | 6191b059 | bellard | { |
6571 | 6191b059 | bellard | int label1;
|
6572 | 1e4840bf | bellard | TCGv t0; |
6573 | 1e4840bf | bellard | |
6574 | 6191b059 | bellard | ot = dflag + OT_WORD; |
6575 | 6191b059 | bellard | modrm = ldub_code(s->pc++); |
6576 | 6191b059 | bellard | reg = ((modrm >> 3) & 7) | rex_r; |
6577 | 31501a71 | Andre Przywara | gen_ldst_modrm(s,modrm, ot, OR_TMP0, 0);
|
6578 | 6191b059 | bellard | gen_extu(ot, cpu_T[0]);
|
6579 | a7812ae4 | pbrook | t0 = tcg_temp_local_new(); |
6580 | 1e4840bf | bellard | tcg_gen_mov_tl(t0, cpu_T[0]);
|
6581 | 31501a71 | Andre Przywara | if ((b & 1) && (prefixes & PREFIX_REPZ) && |
6582 | 31501a71 | Andre Przywara | (s->cpuid_ext3_features & CPUID_EXT3_ABM)) { |
6583 | 31501a71 | Andre Przywara | switch(ot) {
|
6584 | 31501a71 | Andre Przywara | case OT_WORD: gen_helper_lzcnt(cpu_T[0], t0, |
6585 | 31501a71 | Andre Przywara | tcg_const_i32(16)); break; |
6586 | 31501a71 | Andre Przywara | case OT_LONG: gen_helper_lzcnt(cpu_T[0], t0, |
6587 | 31501a71 | Andre Przywara | tcg_const_i32(32)); break; |
6588 | 31501a71 | Andre Przywara | case OT_QUAD: gen_helper_lzcnt(cpu_T[0], t0, |
6589 | 31501a71 | Andre Przywara | tcg_const_i32(64)); break; |
6590 | 31501a71 | Andre Przywara | } |
6591 | 31501a71 | Andre Przywara | gen_op_mov_reg_T0(ot, reg); |
6592 | 6191b059 | bellard | } else {
|
6593 | 31501a71 | Andre Przywara | label1 = gen_new_label(); |
6594 | 31501a71 | Andre Przywara | tcg_gen_movi_tl(cpu_cc_dst, 0);
|
6595 | 31501a71 | Andre Przywara | tcg_gen_brcondi_tl(TCG_COND_EQ, t0, 0, label1);
|
6596 | 31501a71 | Andre Przywara | if (b & 1) { |
6597 | 31501a71 | Andre Przywara | gen_helper_bsr(cpu_T[0], t0);
|
6598 | 31501a71 | Andre Przywara | } else {
|
6599 | 31501a71 | Andre Przywara | gen_helper_bsf(cpu_T[0], t0);
|
6600 | 31501a71 | Andre Przywara | } |
6601 | 31501a71 | Andre Przywara | gen_op_mov_reg_T0(ot, reg); |
6602 | 31501a71 | Andre Przywara | tcg_gen_movi_tl(cpu_cc_dst, 1);
|
6603 | 31501a71 | Andre Przywara | gen_set_label(label1); |
6604 | 31501a71 | Andre Przywara | tcg_gen_discard_tl(cpu_cc_src); |
6605 | 31501a71 | Andre Przywara | s->cc_op = CC_OP_LOGICB + ot; |
6606 | 6191b059 | bellard | } |
6607 | 1e4840bf | bellard | tcg_temp_free(t0); |
6608 | 6191b059 | bellard | } |
6609 | 2c0262af | bellard | break;
|
6610 | 2c0262af | bellard | /************************/
|
6611 | 2c0262af | bellard | /* bcd */
|
6612 | 2c0262af | bellard | case 0x27: /* daa */ |
6613 | 14ce26e7 | bellard | if (CODE64(s))
|
6614 | 14ce26e7 | bellard | goto illegal_op;
|
6615 | 2c0262af | bellard | if (s->cc_op != CC_OP_DYNAMIC)
|
6616 | 2c0262af | bellard | gen_op_set_cc_op(s->cc_op); |
6617 | a7812ae4 | pbrook | gen_helper_daa(); |
6618 | 2c0262af | bellard | s->cc_op = CC_OP_EFLAGS; |
6619 | 2c0262af | bellard | break;
|
6620 | 2c0262af | bellard | case 0x2f: /* das */ |
6621 | 14ce26e7 | bellard | if (CODE64(s))
|
6622 | 14ce26e7 | bellard | goto illegal_op;
|
6623 | 2c0262af | bellard | if (s->cc_op != CC_OP_DYNAMIC)
|
6624 | 2c0262af | bellard | gen_op_set_cc_op(s->cc_op); |
6625 | a7812ae4 | pbrook | gen_helper_das(); |
6626 | 2c0262af | bellard | s->cc_op = CC_OP_EFLAGS; |
6627 | 2c0262af | bellard | break;
|
6628 | 2c0262af | bellard | case 0x37: /* aaa */ |
6629 | 14ce26e7 | bellard | if (CODE64(s))
|
6630 | 14ce26e7 | bellard | goto illegal_op;
|
6631 | 2c0262af | bellard | if (s->cc_op != CC_OP_DYNAMIC)
|
6632 | 2c0262af | bellard | gen_op_set_cc_op(s->cc_op); |
6633 | a7812ae4 | pbrook | gen_helper_aaa(); |
6634 | 2c0262af | bellard | s->cc_op = CC_OP_EFLAGS; |
6635 | 2c0262af | bellard | break;
|
6636 | 2c0262af | bellard | case 0x3f: /* aas */ |
6637 | 14ce26e7 | bellard | if (CODE64(s))
|
6638 | 14ce26e7 | bellard | goto illegal_op;
|
6639 | 2c0262af | bellard | if (s->cc_op != CC_OP_DYNAMIC)
|
6640 | 2c0262af | bellard | gen_op_set_cc_op(s->cc_op); |
6641 | a7812ae4 | pbrook | gen_helper_aas(); |
6642 | 2c0262af | bellard | s->cc_op = CC_OP_EFLAGS; |
6643 | 2c0262af | bellard | break;
|
6644 | 2c0262af | bellard | case 0xd4: /* aam */ |
6645 | 14ce26e7 | bellard | if (CODE64(s))
|
6646 | 14ce26e7 | bellard | goto illegal_op;
|
6647 | 61382a50 | bellard | val = ldub_code(s->pc++); |
6648 | b6d7c3db | ths | if (val == 0) { |
6649 | b6d7c3db | ths | gen_exception(s, EXCP00_DIVZ, pc_start - s->cs_base); |
6650 | b6d7c3db | ths | } else {
|
6651 | a7812ae4 | pbrook | gen_helper_aam(tcg_const_i32(val)); |
6652 | b6d7c3db | ths | s->cc_op = CC_OP_LOGICB; |
6653 | b6d7c3db | ths | } |
6654 | 2c0262af | bellard | break;
|
6655 | 2c0262af | bellard | case 0xd5: /* aad */ |
6656 | 14ce26e7 | bellard | if (CODE64(s))
|
6657 | 14ce26e7 | bellard | goto illegal_op;
|
6658 | 61382a50 | bellard | val = ldub_code(s->pc++); |
6659 | a7812ae4 | pbrook | gen_helper_aad(tcg_const_i32(val)); |
6660 | 2c0262af | bellard | s->cc_op = CC_OP_LOGICB; |
6661 | 2c0262af | bellard | break;
|
6662 | 2c0262af | bellard | /************************/
|
6663 | 2c0262af | bellard | /* misc */
|
6664 | 2c0262af | bellard | case 0x90: /* nop */ |
6665 | 14ce26e7 | bellard | /* XXX: xchg + rex handling */
|
6666 | ab1f142b | bellard | /* XXX: correct lock test for all insn */
|
6667 | ab1f142b | bellard | if (prefixes & PREFIX_LOCK)
|
6668 | ab1f142b | bellard | goto illegal_op;
|
6669 | 0573fbfc | ths | if (prefixes & PREFIX_REPZ) {
|
6670 | 0573fbfc | ths | gen_svm_check_intercept(s, pc_start, SVM_EXIT_PAUSE); |
6671 | 0573fbfc | ths | } |
6672 | 2c0262af | bellard | break;
|
6673 | 2c0262af | bellard | case 0x9b: /* fwait */ |
6674 | 5fafdf24 | ths | if ((s->flags & (HF_MP_MASK | HF_TS_MASK)) ==
|
6675 | 7eee2a50 | bellard | (HF_MP_MASK | HF_TS_MASK)) { |
6676 | 7eee2a50 | bellard | gen_exception(s, EXCP07_PREX, pc_start - s->cs_base); |
6677 | 2ee73ac3 | bellard | } else {
|
6678 | 2ee73ac3 | bellard | if (s->cc_op != CC_OP_DYNAMIC)
|
6679 | 2ee73ac3 | bellard | gen_op_set_cc_op(s->cc_op); |
6680 | 14ce26e7 | bellard | gen_jmp_im(pc_start - s->cs_base); |
6681 | a7812ae4 | pbrook | gen_helper_fwait(); |
6682 | 7eee2a50 | bellard | } |
6683 | 2c0262af | bellard | break;
|
6684 | 2c0262af | bellard | case 0xcc: /* int3 */ |
6685 | 2c0262af | bellard | gen_interrupt(s, EXCP03_INT3, pc_start - s->cs_base, s->pc - s->cs_base); |
6686 | 2c0262af | bellard | break;
|
6687 | 2c0262af | bellard | case 0xcd: /* int N */ |
6688 | 61382a50 | bellard | val = ldub_code(s->pc++); |
6689 | f115e911 | bellard | if (s->vm86 && s->iopl != 3) { |
6690 | 5fafdf24 | ths | gen_exception(s, EXCP0D_GPF, pc_start - s->cs_base); |
6691 | f115e911 | bellard | } else {
|
6692 | f115e911 | bellard | gen_interrupt(s, val, pc_start - s->cs_base, s->pc - s->cs_base); |
6693 | f115e911 | bellard | } |
6694 | 2c0262af | bellard | break;
|
6695 | 2c0262af | bellard | case 0xce: /* into */ |
6696 | 14ce26e7 | bellard | if (CODE64(s))
|
6697 | 14ce26e7 | bellard | goto illegal_op;
|
6698 | 2c0262af | bellard | if (s->cc_op != CC_OP_DYNAMIC)
|
6699 | 2c0262af | bellard | gen_op_set_cc_op(s->cc_op); |
6700 | a8ede8ba | bellard | gen_jmp_im(pc_start - s->cs_base); |
6701 | a7812ae4 | pbrook | gen_helper_into(tcg_const_i32(s->pc - pc_start)); |
6702 | 2c0262af | bellard | break;
|
6703 | 0b97134b | aurel32 | #ifdef WANT_ICEBP
|
6704 | 2c0262af | bellard | case 0xf1: /* icebp (undocumented, exits to external debugger) */ |
6705 | 872929aa | bellard | gen_svm_check_intercept(s, pc_start, SVM_EXIT_ICEBP); |
6706 | aba9d61e | bellard | #if 1 |
6707 | 2c0262af | bellard | gen_debug(s, pc_start - s->cs_base); |
6708 | aba9d61e | bellard | #else
|
6709 | aba9d61e | bellard | /* start debug */
|
6710 | aba9d61e | bellard | tb_flush(cpu_single_env); |
6711 | aba9d61e | bellard | cpu_set_log(CPU_LOG_INT | CPU_LOG_TB_IN_ASM); |
6712 | aba9d61e | bellard | #endif
|
6713 | 2c0262af | bellard | break;
|
6714 | 0b97134b | aurel32 | #endif
|
6715 | 2c0262af | bellard | case 0xfa: /* cli */ |
6716 | 2c0262af | bellard | if (!s->vm86) {
|
6717 | 2c0262af | bellard | if (s->cpl <= s->iopl) {
|
6718 | a7812ae4 | pbrook | gen_helper_cli(); |
6719 | 2c0262af | bellard | } else {
|
6720 | 2c0262af | bellard | gen_exception(s, EXCP0D_GPF, pc_start - s->cs_base); |
6721 | 2c0262af | bellard | } |
6722 | 2c0262af | bellard | } else {
|
6723 | 2c0262af | bellard | if (s->iopl == 3) { |
6724 | a7812ae4 | pbrook | gen_helper_cli(); |
6725 | 2c0262af | bellard | } else {
|
6726 | 2c0262af | bellard | gen_exception(s, EXCP0D_GPF, pc_start - s->cs_base); |
6727 | 2c0262af | bellard | } |
6728 | 2c0262af | bellard | } |
6729 | 2c0262af | bellard | break;
|
6730 | 2c0262af | bellard | case 0xfb: /* sti */ |
6731 | 2c0262af | bellard | if (!s->vm86) {
|
6732 | 2c0262af | bellard | if (s->cpl <= s->iopl) {
|
6733 | 2c0262af | bellard | gen_sti:
|
6734 | a7812ae4 | pbrook | gen_helper_sti(); |
6735 | 2c0262af | bellard | /* interruptions are enabled only the first insn after sti */
|
6736 | a2cc3b24 | bellard | /* If several instructions disable interrupts, only the
|
6737 | a2cc3b24 | bellard | _first_ does it */
|
6738 | a2cc3b24 | bellard | if (!(s->tb->flags & HF_INHIBIT_IRQ_MASK))
|
6739 | a7812ae4 | pbrook | gen_helper_set_inhibit_irq(); |
6740 | 2c0262af | bellard | /* give a chance to handle pending irqs */
|
6741 | 14ce26e7 | bellard | gen_jmp_im(s->pc - s->cs_base); |
6742 | 2c0262af | bellard | gen_eob(s); |
6743 | 2c0262af | bellard | } else {
|
6744 | 2c0262af | bellard | gen_exception(s, EXCP0D_GPF, pc_start - s->cs_base); |
6745 | 2c0262af | bellard | } |
6746 | 2c0262af | bellard | } else {
|
6747 | 2c0262af | bellard | if (s->iopl == 3) { |
6748 | 2c0262af | bellard | goto gen_sti;
|
6749 | 2c0262af | bellard | } else {
|
6750 | 2c0262af | bellard | gen_exception(s, EXCP0D_GPF, pc_start - s->cs_base); |
6751 | 2c0262af | bellard | } |
6752 | 2c0262af | bellard | } |
6753 | 2c0262af | bellard | break;
|
6754 | 2c0262af | bellard | case 0x62: /* bound */ |
6755 | 14ce26e7 | bellard | if (CODE64(s))
|
6756 | 14ce26e7 | bellard | goto illegal_op;
|
6757 | 2c0262af | bellard | ot = dflag ? OT_LONG : OT_WORD; |
6758 | 61382a50 | bellard | modrm = ldub_code(s->pc++); |
6759 | 2c0262af | bellard | reg = (modrm >> 3) & 7; |
6760 | 2c0262af | bellard | mod = (modrm >> 6) & 3; |
6761 | 2c0262af | bellard | if (mod == 3) |
6762 | 2c0262af | bellard | goto illegal_op;
|
6763 | 57fec1fe | bellard | gen_op_mov_TN_reg(ot, 0, reg);
|
6764 | 2c0262af | bellard | gen_lea_modrm(s, modrm, ®_addr, &offset_addr); |
6765 | 14ce26e7 | bellard | gen_jmp_im(pc_start - s->cs_base); |
6766 | b6abf97d | bellard | tcg_gen_trunc_tl_i32(cpu_tmp2_i32, cpu_T[0]);
|
6767 | 2c0262af | bellard | if (ot == OT_WORD)
|
6768 | a7812ae4 | pbrook | gen_helper_boundw(cpu_A0, cpu_tmp2_i32); |
6769 | 2c0262af | bellard | else
|
6770 | a7812ae4 | pbrook | gen_helper_boundl(cpu_A0, cpu_tmp2_i32); |
6771 | 2c0262af | bellard | break;
|
6772 | 2c0262af | bellard | case 0x1c8 ... 0x1cf: /* bswap reg */ |
6773 | 14ce26e7 | bellard | reg = (b & 7) | REX_B(s);
|
6774 | 14ce26e7 | bellard | #ifdef TARGET_X86_64
|
6775 | 14ce26e7 | bellard | if (dflag == 2) { |
6776 | 57fec1fe | bellard | gen_op_mov_TN_reg(OT_QUAD, 0, reg);
|
6777 | 66896cb8 | aurel32 | tcg_gen_bswap64_i64(cpu_T[0], cpu_T[0]); |
6778 | 57fec1fe | bellard | gen_op_mov_reg_T0(OT_QUAD, reg); |
6779 | 5fafdf24 | ths | } else
|
6780 | 8777643e | aurel32 | #endif
|
6781 | 57fec1fe | bellard | { |
6782 | 57fec1fe | bellard | gen_op_mov_TN_reg(OT_LONG, 0, reg);
|
6783 | 8777643e | aurel32 | tcg_gen_ext32u_tl(cpu_T[0], cpu_T[0]); |
6784 | 8777643e | aurel32 | tcg_gen_bswap32_tl(cpu_T[0], cpu_T[0]); |
6785 | 57fec1fe | bellard | gen_op_mov_reg_T0(OT_LONG, reg); |
6786 | 14ce26e7 | bellard | } |
6787 | 2c0262af | bellard | break;
|
6788 | 2c0262af | bellard | case 0xd6: /* salc */ |
6789 | 14ce26e7 | bellard | if (CODE64(s))
|
6790 | 14ce26e7 | bellard | goto illegal_op;
|
6791 | 2c0262af | bellard | if (s->cc_op != CC_OP_DYNAMIC)
|
6792 | 2c0262af | bellard | gen_op_set_cc_op(s->cc_op); |
6793 | bd7a7b33 | bellard | gen_compute_eflags_c(cpu_T[0]);
|
6794 | bd7a7b33 | bellard | tcg_gen_neg_tl(cpu_T[0], cpu_T[0]); |
6795 | bd7a7b33 | bellard | gen_op_mov_reg_T0(OT_BYTE, R_EAX); |
6796 | 2c0262af | bellard | break;
|
6797 | 2c0262af | bellard | case 0xe0: /* loopnz */ |
6798 | 2c0262af | bellard | case 0xe1: /* loopz */ |
6799 | 2c0262af | bellard | case 0xe2: /* loop */ |
6800 | 2c0262af | bellard | case 0xe3: /* jecxz */ |
6801 | 14ce26e7 | bellard | { |
6802 | 6e0d8677 | bellard | int l1, l2, l3;
|
6803 | 14ce26e7 | bellard | |
6804 | 14ce26e7 | bellard | tval = (int8_t)insn_get(s, OT_BYTE); |
6805 | 14ce26e7 | bellard | next_eip = s->pc - s->cs_base; |
6806 | 14ce26e7 | bellard | tval += next_eip; |
6807 | 14ce26e7 | bellard | if (s->dflag == 0) |
6808 | 14ce26e7 | bellard | tval &= 0xffff;
|
6809 | 3b46e624 | ths | |
6810 | 14ce26e7 | bellard | l1 = gen_new_label(); |
6811 | 14ce26e7 | bellard | l2 = gen_new_label(); |
6812 | 6e0d8677 | bellard | l3 = gen_new_label(); |
6813 | 14ce26e7 | bellard | b &= 3;
|
6814 | 6e0d8677 | bellard | switch(b) {
|
6815 | 6e0d8677 | bellard | case 0: /* loopnz */ |
6816 | 6e0d8677 | bellard | case 1: /* loopz */ |
6817 | 6e0d8677 | bellard | if (s->cc_op != CC_OP_DYNAMIC)
|
6818 | 6e0d8677 | bellard | gen_op_set_cc_op(s->cc_op); |
6819 | 6e0d8677 | bellard | gen_op_add_reg_im(s->aflag, R_ECX, -1);
|
6820 | 6e0d8677 | bellard | gen_op_jz_ecx(s->aflag, l3); |
6821 | 6e0d8677 | bellard | gen_compute_eflags(cpu_tmp0); |
6822 | 6e0d8677 | bellard | tcg_gen_andi_tl(cpu_tmp0, cpu_tmp0, CC_Z); |
6823 | 6e0d8677 | bellard | if (b == 0) { |
6824 | cb63669a | pbrook | tcg_gen_brcondi_tl(TCG_COND_EQ, cpu_tmp0, 0, l1);
|
6825 | 6e0d8677 | bellard | } else {
|
6826 | cb63669a | pbrook | tcg_gen_brcondi_tl(TCG_COND_NE, cpu_tmp0, 0, l1);
|
6827 | 6e0d8677 | bellard | } |
6828 | 6e0d8677 | bellard | break;
|
6829 | 6e0d8677 | bellard | case 2: /* loop */ |
6830 | 6e0d8677 | bellard | gen_op_add_reg_im(s->aflag, R_ECX, -1);
|
6831 | 6e0d8677 | bellard | gen_op_jnz_ecx(s->aflag, l1); |
6832 | 6e0d8677 | bellard | break;
|
6833 | 6e0d8677 | bellard | default:
|
6834 | 6e0d8677 | bellard | case 3: /* jcxz */ |
6835 | 6e0d8677 | bellard | gen_op_jz_ecx(s->aflag, l1); |
6836 | 6e0d8677 | bellard | break;
|
6837 | 14ce26e7 | bellard | } |
6838 | 14ce26e7 | bellard | |
6839 | 6e0d8677 | bellard | gen_set_label(l3); |
6840 | 14ce26e7 | bellard | gen_jmp_im(next_eip); |
6841 | 8e1c85e3 | bellard | tcg_gen_br(l2); |
6842 | 6e0d8677 | bellard | |
6843 | 14ce26e7 | bellard | gen_set_label(l1); |
6844 | 14ce26e7 | bellard | gen_jmp_im(tval); |
6845 | 14ce26e7 | bellard | gen_set_label(l2); |
6846 | 14ce26e7 | bellard | gen_eob(s); |
6847 | 14ce26e7 | bellard | } |
6848 | 2c0262af | bellard | break;
|
6849 | 2c0262af | bellard | case 0x130: /* wrmsr */ |
6850 | 2c0262af | bellard | case 0x132: /* rdmsr */ |
6851 | 2c0262af | bellard | if (s->cpl != 0) { |
6852 | 2c0262af | bellard | gen_exception(s, EXCP0D_GPF, pc_start - s->cs_base); |
6853 | 2c0262af | bellard | } else {
|
6854 | 872929aa | bellard | if (s->cc_op != CC_OP_DYNAMIC)
|
6855 | 872929aa | bellard | gen_op_set_cc_op(s->cc_op); |
6856 | 872929aa | bellard | gen_jmp_im(pc_start - s->cs_base); |
6857 | 0573fbfc | ths | if (b & 2) { |
6858 | a7812ae4 | pbrook | gen_helper_rdmsr(); |
6859 | 0573fbfc | ths | } else {
|
6860 | a7812ae4 | pbrook | gen_helper_wrmsr(); |
6861 | 0573fbfc | ths | } |
6862 | 2c0262af | bellard | } |
6863 | 2c0262af | bellard | break;
|
6864 | 2c0262af | bellard | case 0x131: /* rdtsc */ |
6865 | 872929aa | bellard | if (s->cc_op != CC_OP_DYNAMIC)
|
6866 | 872929aa | bellard | gen_op_set_cc_op(s->cc_op); |
6867 | ecada8a2 | bellard | gen_jmp_im(pc_start - s->cs_base); |
6868 | efade670 | pbrook | if (use_icount)
|
6869 | efade670 | pbrook | gen_io_start(); |
6870 | a7812ae4 | pbrook | gen_helper_rdtsc(); |
6871 | efade670 | pbrook | if (use_icount) {
|
6872 | efade670 | pbrook | gen_io_end(); |
6873 | efade670 | pbrook | gen_jmp(s, s->pc - s->cs_base); |
6874 | efade670 | pbrook | } |
6875 | 2c0262af | bellard | break;
|
6876 | df01e0fc | balrog | case 0x133: /* rdpmc */ |
6877 | 872929aa | bellard | if (s->cc_op != CC_OP_DYNAMIC)
|
6878 | 872929aa | bellard | gen_op_set_cc_op(s->cc_op); |
6879 | df01e0fc | balrog | gen_jmp_im(pc_start - s->cs_base); |
6880 | a7812ae4 | pbrook | gen_helper_rdpmc(); |
6881 | df01e0fc | balrog | break;
|
6882 | 023fe10d | bellard | case 0x134: /* sysenter */ |
6883 | 2436b61a | balrog | /* For Intel SYSENTER is valid on 64-bit */
|
6884 | 2436b61a | balrog | if (CODE64(s) && cpu_single_env->cpuid_vendor1 != CPUID_VENDOR_INTEL_1)
|
6885 | 14ce26e7 | bellard | goto illegal_op;
|
6886 | 023fe10d | bellard | if (!s->pe) {
|
6887 | 023fe10d | bellard | gen_exception(s, EXCP0D_GPF, pc_start - s->cs_base); |
6888 | 023fe10d | bellard | } else {
|
6889 | 023fe10d | bellard | if (s->cc_op != CC_OP_DYNAMIC) {
|
6890 | 023fe10d | bellard | gen_op_set_cc_op(s->cc_op); |
6891 | 023fe10d | bellard | s->cc_op = CC_OP_DYNAMIC; |
6892 | 023fe10d | bellard | } |
6893 | 14ce26e7 | bellard | gen_jmp_im(pc_start - s->cs_base); |
6894 | a7812ae4 | pbrook | gen_helper_sysenter(); |
6895 | 023fe10d | bellard | gen_eob(s); |
6896 | 023fe10d | bellard | } |
6897 | 023fe10d | bellard | break;
|
6898 | 023fe10d | bellard | case 0x135: /* sysexit */ |
6899 | 2436b61a | balrog | /* For Intel SYSEXIT is valid on 64-bit */
|
6900 | 2436b61a | balrog | if (CODE64(s) && cpu_single_env->cpuid_vendor1 != CPUID_VENDOR_INTEL_1)
|
6901 | 14ce26e7 | bellard | goto illegal_op;
|
6902 | 023fe10d | bellard | if (!s->pe) {
|
6903 | 023fe10d | bellard | gen_exception(s, EXCP0D_GPF, pc_start - s->cs_base); |
6904 | 023fe10d | bellard | } else {
|
6905 | 023fe10d | bellard | if (s->cc_op != CC_OP_DYNAMIC) {
|
6906 | 023fe10d | bellard | gen_op_set_cc_op(s->cc_op); |
6907 | 023fe10d | bellard | s->cc_op = CC_OP_DYNAMIC; |
6908 | 023fe10d | bellard | } |
6909 | 14ce26e7 | bellard | gen_jmp_im(pc_start - s->cs_base); |
6910 | a7812ae4 | pbrook | gen_helper_sysexit(tcg_const_i32(dflag)); |
6911 | 023fe10d | bellard | gen_eob(s); |
6912 | 023fe10d | bellard | } |
6913 | 023fe10d | bellard | break;
|
6914 | 14ce26e7 | bellard | #ifdef TARGET_X86_64
|
6915 | 14ce26e7 | bellard | case 0x105: /* syscall */ |
6916 | 14ce26e7 | bellard | /* XXX: is it usable in real mode ? */
|
6917 | 14ce26e7 | bellard | if (s->cc_op != CC_OP_DYNAMIC) {
|
6918 | 14ce26e7 | bellard | gen_op_set_cc_op(s->cc_op); |
6919 | 14ce26e7 | bellard | s->cc_op = CC_OP_DYNAMIC; |
6920 | 14ce26e7 | bellard | } |
6921 | 14ce26e7 | bellard | gen_jmp_im(pc_start - s->cs_base); |
6922 | a7812ae4 | pbrook | gen_helper_syscall(tcg_const_i32(s->pc - pc_start)); |
6923 | 14ce26e7 | bellard | gen_eob(s); |
6924 | 14ce26e7 | bellard | break;
|
6925 | 14ce26e7 | bellard | case 0x107: /* sysret */ |
6926 | 14ce26e7 | bellard | if (!s->pe) {
|
6927 | 14ce26e7 | bellard | gen_exception(s, EXCP0D_GPF, pc_start - s->cs_base); |
6928 | 14ce26e7 | bellard | } else {
|
6929 | 14ce26e7 | bellard | if (s->cc_op != CC_OP_DYNAMIC) {
|
6930 | 14ce26e7 | bellard | gen_op_set_cc_op(s->cc_op); |
6931 | 14ce26e7 | bellard | s->cc_op = CC_OP_DYNAMIC; |
6932 | 14ce26e7 | bellard | } |
6933 | 14ce26e7 | bellard | gen_jmp_im(pc_start - s->cs_base); |
6934 | a7812ae4 | pbrook | gen_helper_sysret(tcg_const_i32(s->dflag)); |
6935 | aba9d61e | bellard | /* condition codes are modified only in long mode */
|
6936 | aba9d61e | bellard | if (s->lma)
|
6937 | aba9d61e | bellard | s->cc_op = CC_OP_EFLAGS; |
6938 | 14ce26e7 | bellard | gen_eob(s); |
6939 | 14ce26e7 | bellard | } |
6940 | 14ce26e7 | bellard | break;
|
6941 | 14ce26e7 | bellard | #endif
|
6942 | 2c0262af | bellard | case 0x1a2: /* cpuid */ |
6943 | 9575cb94 | bellard | if (s->cc_op != CC_OP_DYNAMIC)
|
6944 | 9575cb94 | bellard | gen_op_set_cc_op(s->cc_op); |
6945 | 9575cb94 | bellard | gen_jmp_im(pc_start - s->cs_base); |
6946 | a7812ae4 | pbrook | gen_helper_cpuid(); |
6947 | 2c0262af | bellard | break;
|
6948 | 2c0262af | bellard | case 0xf4: /* hlt */ |
6949 | 2c0262af | bellard | if (s->cpl != 0) { |
6950 | 2c0262af | bellard | gen_exception(s, EXCP0D_GPF, pc_start - s->cs_base); |
6951 | 2c0262af | bellard | } else {
|
6952 | 2c0262af | bellard | if (s->cc_op != CC_OP_DYNAMIC)
|
6953 | 2c0262af | bellard | gen_op_set_cc_op(s->cc_op); |
6954 | 94451178 | bellard | gen_jmp_im(pc_start - s->cs_base); |
6955 | a7812ae4 | pbrook | gen_helper_hlt(tcg_const_i32(s->pc - pc_start)); |
6956 | 2c0262af | bellard | s->is_jmp = 3;
|
6957 | 2c0262af | bellard | } |
6958 | 2c0262af | bellard | break;
|
6959 | 2c0262af | bellard | case 0x100: |
6960 | 61382a50 | bellard | modrm = ldub_code(s->pc++); |
6961 | 2c0262af | bellard | mod = (modrm >> 6) & 3; |
6962 | 2c0262af | bellard | op = (modrm >> 3) & 7; |
6963 | 2c0262af | bellard | switch(op) {
|
6964 | 2c0262af | bellard | case 0: /* sldt */ |
6965 | f115e911 | bellard | if (!s->pe || s->vm86)
|
6966 | f115e911 | bellard | goto illegal_op;
|
6967 | 872929aa | bellard | gen_svm_check_intercept(s, pc_start, SVM_EXIT_LDTR_READ); |
6968 | 651ba608 | bellard | tcg_gen_ld32u_tl(cpu_T[0], cpu_env, offsetof(CPUX86State,ldt.selector));
|
6969 | 2c0262af | bellard | ot = OT_WORD; |
6970 | 2c0262af | bellard | if (mod == 3) |
6971 | 2c0262af | bellard | ot += s->dflag; |
6972 | 2c0262af | bellard | gen_ldst_modrm(s, modrm, ot, OR_TMP0, 1);
|
6973 | 2c0262af | bellard | break;
|
6974 | 2c0262af | bellard | case 2: /* lldt */ |
6975 | f115e911 | bellard | if (!s->pe || s->vm86)
|
6976 | f115e911 | bellard | goto illegal_op;
|
6977 | 2c0262af | bellard | if (s->cpl != 0) { |
6978 | 2c0262af | bellard | gen_exception(s, EXCP0D_GPF, pc_start - s->cs_base); |
6979 | 2c0262af | bellard | } else {
|
6980 | 872929aa | bellard | gen_svm_check_intercept(s, pc_start, SVM_EXIT_LDTR_WRITE); |
6981 | 2c0262af | bellard | gen_ldst_modrm(s, modrm, OT_WORD, OR_TMP0, 0);
|
6982 | 14ce26e7 | bellard | gen_jmp_im(pc_start - s->cs_base); |
6983 | b6abf97d | bellard | tcg_gen_trunc_tl_i32(cpu_tmp2_i32, cpu_T[0]);
|
6984 | a7812ae4 | pbrook | gen_helper_lldt(cpu_tmp2_i32); |
6985 | 2c0262af | bellard | } |
6986 | 2c0262af | bellard | break;
|
6987 | 2c0262af | bellard | case 1: /* str */ |
6988 | f115e911 | bellard | if (!s->pe || s->vm86)
|
6989 | f115e911 | bellard | goto illegal_op;
|
6990 | 872929aa | bellard | gen_svm_check_intercept(s, pc_start, SVM_EXIT_TR_READ); |
6991 | 651ba608 | bellard | tcg_gen_ld32u_tl(cpu_T[0], cpu_env, offsetof(CPUX86State,tr.selector));
|
6992 | 2c0262af | bellard | ot = OT_WORD; |
6993 | 2c0262af | bellard | if (mod == 3) |
6994 | 2c0262af | bellard | ot += s->dflag; |
6995 | 2c0262af | bellard | gen_ldst_modrm(s, modrm, ot, OR_TMP0, 1);
|
6996 | 2c0262af | bellard | break;
|
6997 | 2c0262af | bellard | case 3: /* ltr */ |
6998 | f115e911 | bellard | if (!s->pe || s->vm86)
|
6999 | f115e911 | bellard | goto illegal_op;
|
7000 | 2c0262af | bellard | if (s->cpl != 0) { |
7001 | 2c0262af | bellard | gen_exception(s, EXCP0D_GPF, pc_start - s->cs_base); |
7002 | 2c0262af | bellard | } else {
|
7003 | 872929aa | bellard | gen_svm_check_intercept(s, pc_start, SVM_EXIT_TR_WRITE); |
7004 | 2c0262af | bellard | gen_ldst_modrm(s, modrm, OT_WORD, OR_TMP0, 0);
|
7005 | 14ce26e7 | bellard | gen_jmp_im(pc_start - s->cs_base); |
7006 | b6abf97d | bellard | tcg_gen_trunc_tl_i32(cpu_tmp2_i32, cpu_T[0]);
|
7007 | a7812ae4 | pbrook | gen_helper_ltr(cpu_tmp2_i32); |
7008 | 2c0262af | bellard | } |
7009 | 2c0262af | bellard | break;
|
7010 | 2c0262af | bellard | case 4: /* verr */ |
7011 | 2c0262af | bellard | case 5: /* verw */ |
7012 | f115e911 | bellard | if (!s->pe || s->vm86)
|
7013 | f115e911 | bellard | goto illegal_op;
|
7014 | f115e911 | bellard | gen_ldst_modrm(s, modrm, OT_WORD, OR_TMP0, 0);
|
7015 | f115e911 | bellard | if (s->cc_op != CC_OP_DYNAMIC)
|
7016 | f115e911 | bellard | gen_op_set_cc_op(s->cc_op); |
7017 | f115e911 | bellard | if (op == 4) |
7018 | a7812ae4 | pbrook | gen_helper_verr(cpu_T[0]);
|
7019 | f115e911 | bellard | else
|
7020 | a7812ae4 | pbrook | gen_helper_verw(cpu_T[0]);
|
7021 | f115e911 | bellard | s->cc_op = CC_OP_EFLAGS; |
7022 | f115e911 | bellard | break;
|
7023 | 2c0262af | bellard | default:
|
7024 | 2c0262af | bellard | goto illegal_op;
|
7025 | 2c0262af | bellard | } |
7026 | 2c0262af | bellard | break;
|
7027 | 2c0262af | bellard | case 0x101: |
7028 | 61382a50 | bellard | modrm = ldub_code(s->pc++); |
7029 | 2c0262af | bellard | mod = (modrm >> 6) & 3; |
7030 | 2c0262af | bellard | op = (modrm >> 3) & 7; |
7031 | 3d7374c5 | bellard | rm = modrm & 7;
|
7032 | 2c0262af | bellard | switch(op) {
|
7033 | 2c0262af | bellard | case 0: /* sgdt */ |
7034 | 2c0262af | bellard | if (mod == 3) |
7035 | 2c0262af | bellard | goto illegal_op;
|
7036 | 872929aa | bellard | gen_svm_check_intercept(s, pc_start, SVM_EXIT_GDTR_READ); |
7037 | 2c0262af | bellard | gen_lea_modrm(s, modrm, ®_addr, &offset_addr); |
7038 | 651ba608 | bellard | tcg_gen_ld32u_tl(cpu_T[0], cpu_env, offsetof(CPUX86State, gdt.limit));
|
7039 | 57fec1fe | bellard | gen_op_st_T0_A0(OT_WORD + s->mem_index); |
7040 | aba9d61e | bellard | gen_add_A0_im(s, 2);
|
7041 | 651ba608 | bellard | tcg_gen_ld_tl(cpu_T[0], cpu_env, offsetof(CPUX86State, gdt.base));
|
7042 | 2c0262af | bellard | if (!s->dflag)
|
7043 | 2c0262af | bellard | gen_op_andl_T0_im(0xffffff);
|
7044 | 57fec1fe | bellard | gen_op_st_T0_A0(CODE64(s) + OT_LONG + s->mem_index); |
7045 | 2c0262af | bellard | break;
|
7046 | 3d7374c5 | bellard | case 1: |
7047 | 3d7374c5 | bellard | if (mod == 3) { |
7048 | 3d7374c5 | bellard | switch (rm) {
|
7049 | 3d7374c5 | bellard | case 0: /* monitor */ |
7050 | 3d7374c5 | bellard | if (!(s->cpuid_ext_features & CPUID_EXT_MONITOR) ||
|
7051 | 3d7374c5 | bellard | s->cpl != 0)
|
7052 | 3d7374c5 | bellard | goto illegal_op;
|
7053 | 94451178 | bellard | if (s->cc_op != CC_OP_DYNAMIC)
|
7054 | 94451178 | bellard | gen_op_set_cc_op(s->cc_op); |
7055 | 3d7374c5 | bellard | gen_jmp_im(pc_start - s->cs_base); |
7056 | 3d7374c5 | bellard | #ifdef TARGET_X86_64
|
7057 | 3d7374c5 | bellard | if (s->aflag == 2) { |
7058 | bbf662ee | bellard | gen_op_movq_A0_reg(R_EAX); |
7059 | 5fafdf24 | ths | } else
|
7060 | 3d7374c5 | bellard | #endif
|
7061 | 3d7374c5 | bellard | { |
7062 | bbf662ee | bellard | gen_op_movl_A0_reg(R_EAX); |
7063 | 3d7374c5 | bellard | if (s->aflag == 0) |
7064 | 3d7374c5 | bellard | gen_op_andl_A0_ffff(); |
7065 | 3d7374c5 | bellard | } |
7066 | 3d7374c5 | bellard | gen_add_A0_ds_seg(s); |
7067 | a7812ae4 | pbrook | gen_helper_monitor(cpu_A0); |
7068 | 3d7374c5 | bellard | break;
|
7069 | 3d7374c5 | bellard | case 1: /* mwait */ |
7070 | 3d7374c5 | bellard | if (!(s->cpuid_ext_features & CPUID_EXT_MONITOR) ||
|
7071 | 3d7374c5 | bellard | s->cpl != 0)
|
7072 | 3d7374c5 | bellard | goto illegal_op;
|
7073 | 3d7374c5 | bellard | if (s->cc_op != CC_OP_DYNAMIC) {
|
7074 | 3d7374c5 | bellard | gen_op_set_cc_op(s->cc_op); |
7075 | 3d7374c5 | bellard | s->cc_op = CC_OP_DYNAMIC; |
7076 | 3d7374c5 | bellard | } |
7077 | 94451178 | bellard | gen_jmp_im(pc_start - s->cs_base); |
7078 | a7812ae4 | pbrook | gen_helper_mwait(tcg_const_i32(s->pc - pc_start)); |
7079 | 3d7374c5 | bellard | gen_eob(s); |
7080 | 3d7374c5 | bellard | break;
|
7081 | 3d7374c5 | bellard | default:
|
7082 | 3d7374c5 | bellard | goto illegal_op;
|
7083 | 3d7374c5 | bellard | } |
7084 | 3d7374c5 | bellard | } else { /* sidt */ |
7085 | 872929aa | bellard | gen_svm_check_intercept(s, pc_start, SVM_EXIT_IDTR_READ); |
7086 | 3d7374c5 | bellard | gen_lea_modrm(s, modrm, ®_addr, &offset_addr); |
7087 | 651ba608 | bellard | tcg_gen_ld32u_tl(cpu_T[0], cpu_env, offsetof(CPUX86State, idt.limit));
|
7088 | 57fec1fe | bellard | gen_op_st_T0_A0(OT_WORD + s->mem_index); |
7089 | 3d7374c5 | bellard | gen_add_A0_im(s, 2);
|
7090 | 651ba608 | bellard | tcg_gen_ld_tl(cpu_T[0], cpu_env, offsetof(CPUX86State, idt.base));
|
7091 | 3d7374c5 | bellard | if (!s->dflag)
|
7092 | 3d7374c5 | bellard | gen_op_andl_T0_im(0xffffff);
|
7093 | 57fec1fe | bellard | gen_op_st_T0_A0(CODE64(s) + OT_LONG + s->mem_index); |
7094 | 3d7374c5 | bellard | } |
7095 | 3d7374c5 | bellard | break;
|
7096 | 2c0262af | bellard | case 2: /* lgdt */ |
7097 | 2c0262af | bellard | case 3: /* lidt */ |
7098 | 0573fbfc | ths | if (mod == 3) { |
7099 | 872929aa | bellard | if (s->cc_op != CC_OP_DYNAMIC)
|
7100 | 872929aa | bellard | gen_op_set_cc_op(s->cc_op); |
7101 | 872929aa | bellard | gen_jmp_im(pc_start - s->cs_base); |
7102 | 0573fbfc | ths | switch(rm) {
|
7103 | 0573fbfc | ths | case 0: /* VMRUN */ |
7104 | 872929aa | bellard | if (!(s->flags & HF_SVME_MASK) || !s->pe)
|
7105 | 872929aa | bellard | goto illegal_op;
|
7106 | 872929aa | bellard | if (s->cpl != 0) { |
7107 | 872929aa | bellard | gen_exception(s, EXCP0D_GPF, pc_start - s->cs_base); |
7108 | 0573fbfc | ths | break;
|
7109 | 872929aa | bellard | } else {
|
7110 | a7812ae4 | pbrook | gen_helper_vmrun(tcg_const_i32(s->aflag), |
7111 | a7812ae4 | pbrook | tcg_const_i32(s->pc - pc_start)); |
7112 | db620f46 | bellard | tcg_gen_exit_tb(0);
|
7113 | db620f46 | bellard | s->is_jmp = 3;
|
7114 | 872929aa | bellard | } |
7115 | 0573fbfc | ths | break;
|
7116 | 0573fbfc | ths | case 1: /* VMMCALL */ |
7117 | 872929aa | bellard | if (!(s->flags & HF_SVME_MASK))
|
7118 | 872929aa | bellard | goto illegal_op;
|
7119 | a7812ae4 | pbrook | gen_helper_vmmcall(); |
7120 | 0573fbfc | ths | break;
|
7121 | 0573fbfc | ths | case 2: /* VMLOAD */ |
7122 | 872929aa | bellard | if (!(s->flags & HF_SVME_MASK) || !s->pe)
|
7123 | 872929aa | bellard | goto illegal_op;
|
7124 | 872929aa | bellard | if (s->cpl != 0) { |
7125 | 872929aa | bellard | gen_exception(s, EXCP0D_GPF, pc_start - s->cs_base); |
7126 | 872929aa | bellard | break;
|
7127 | 872929aa | bellard | } else {
|
7128 | a7812ae4 | pbrook | gen_helper_vmload(tcg_const_i32(s->aflag)); |
7129 | 872929aa | bellard | } |
7130 | 0573fbfc | ths | break;
|
7131 | 0573fbfc | ths | case 3: /* VMSAVE */ |
7132 | 872929aa | bellard | if (!(s->flags & HF_SVME_MASK) || !s->pe)
|
7133 | 872929aa | bellard | goto illegal_op;
|
7134 | 872929aa | bellard | if (s->cpl != 0) { |
7135 | 872929aa | bellard | gen_exception(s, EXCP0D_GPF, pc_start - s->cs_base); |
7136 | 872929aa | bellard | break;
|
7137 | 872929aa | bellard | } else {
|
7138 | a7812ae4 | pbrook | gen_helper_vmsave(tcg_const_i32(s->aflag)); |
7139 | 872929aa | bellard | } |
7140 | 0573fbfc | ths | break;
|
7141 | 0573fbfc | ths | case 4: /* STGI */ |
7142 | 872929aa | bellard | if ((!(s->flags & HF_SVME_MASK) &&
|
7143 | 872929aa | bellard | !(s->cpuid_ext3_features & CPUID_EXT3_SKINIT)) || |
7144 | 872929aa | bellard | !s->pe) |
7145 | 872929aa | bellard | goto illegal_op;
|
7146 | 872929aa | bellard | if (s->cpl != 0) { |
7147 | 872929aa | bellard | gen_exception(s, EXCP0D_GPF, pc_start - s->cs_base); |
7148 | 872929aa | bellard | break;
|
7149 | 872929aa | bellard | } else {
|
7150 | a7812ae4 | pbrook | gen_helper_stgi(); |
7151 | 872929aa | bellard | } |
7152 | 0573fbfc | ths | break;
|
7153 | 0573fbfc | ths | case 5: /* CLGI */ |
7154 | 872929aa | bellard | if (!(s->flags & HF_SVME_MASK) || !s->pe)
|
7155 | 872929aa | bellard | goto illegal_op;
|
7156 | 872929aa | bellard | if (s->cpl != 0) { |
7157 | 872929aa | bellard | gen_exception(s, EXCP0D_GPF, pc_start - s->cs_base); |
7158 | 872929aa | bellard | break;
|
7159 | 872929aa | bellard | } else {
|
7160 | a7812ae4 | pbrook | gen_helper_clgi(); |
7161 | 872929aa | bellard | } |
7162 | 0573fbfc | ths | break;
|
7163 | 0573fbfc | ths | case 6: /* SKINIT */ |
7164 | 872929aa | bellard | if ((!(s->flags & HF_SVME_MASK) &&
|
7165 | 872929aa | bellard | !(s->cpuid_ext3_features & CPUID_EXT3_SKINIT)) || |
7166 | 872929aa | bellard | !s->pe) |
7167 | 872929aa | bellard | goto illegal_op;
|
7168 | a7812ae4 | pbrook | gen_helper_skinit(); |
7169 | 0573fbfc | ths | break;
|
7170 | 0573fbfc | ths | case 7: /* INVLPGA */ |
7171 | 872929aa | bellard | if (!(s->flags & HF_SVME_MASK) || !s->pe)
|
7172 | 872929aa | bellard | goto illegal_op;
|
7173 | 872929aa | bellard | if (s->cpl != 0) { |
7174 | 872929aa | bellard | gen_exception(s, EXCP0D_GPF, pc_start - s->cs_base); |
7175 | 872929aa | bellard | break;
|
7176 | 872929aa | bellard | } else {
|
7177 | a7812ae4 | pbrook | gen_helper_invlpga(tcg_const_i32(s->aflag)); |
7178 | 872929aa | bellard | } |
7179 | 0573fbfc | ths | break;
|
7180 | 0573fbfc | ths | default:
|
7181 | 0573fbfc | ths | goto illegal_op;
|
7182 | 0573fbfc | ths | } |
7183 | 0573fbfc | ths | } else if (s->cpl != 0) { |
7184 | 2c0262af | bellard | gen_exception(s, EXCP0D_GPF, pc_start - s->cs_base); |
7185 | 2c0262af | bellard | } else {
|
7186 | 872929aa | bellard | gen_svm_check_intercept(s, pc_start, |
7187 | 872929aa | bellard | op==2 ? SVM_EXIT_GDTR_WRITE : SVM_EXIT_IDTR_WRITE);
|
7188 | 2c0262af | bellard | gen_lea_modrm(s, modrm, ®_addr, &offset_addr); |
7189 | 57fec1fe | bellard | gen_op_ld_T1_A0(OT_WORD + s->mem_index); |
7190 | aba9d61e | bellard | gen_add_A0_im(s, 2);
|
7191 | 57fec1fe | bellard | gen_op_ld_T0_A0(CODE64(s) + OT_LONG + s->mem_index); |
7192 | 2c0262af | bellard | if (!s->dflag)
|
7193 | 2c0262af | bellard | gen_op_andl_T0_im(0xffffff);
|
7194 | 2c0262af | bellard | if (op == 2) { |
7195 | 651ba608 | bellard | tcg_gen_st_tl(cpu_T[0], cpu_env, offsetof(CPUX86State,gdt.base));
|
7196 | 651ba608 | bellard | tcg_gen_st32_tl(cpu_T[1], cpu_env, offsetof(CPUX86State,gdt.limit));
|
7197 | 2c0262af | bellard | } else {
|
7198 | 651ba608 | bellard | tcg_gen_st_tl(cpu_T[0], cpu_env, offsetof(CPUX86State,idt.base));
|
7199 | 651ba608 | bellard | tcg_gen_st32_tl(cpu_T[1], cpu_env, offsetof(CPUX86State,idt.limit));
|
7200 | 2c0262af | bellard | } |
7201 | 2c0262af | bellard | } |
7202 | 2c0262af | bellard | break;
|
7203 | 2c0262af | bellard | case 4: /* smsw */ |
7204 | 872929aa | bellard | gen_svm_check_intercept(s, pc_start, SVM_EXIT_READ_CR0); |
7205 | e2542fe2 | Juan Quintela | #if defined TARGET_X86_64 && defined HOST_WORDS_BIGENDIAN
|
7206 | f60d2728 | malc | tcg_gen_ld32u_tl(cpu_T[0], cpu_env, offsetof(CPUX86State,cr[0]) + 4); |
7207 | f60d2728 | malc | #else
|
7208 | 651ba608 | bellard | tcg_gen_ld32u_tl(cpu_T[0], cpu_env, offsetof(CPUX86State,cr[0])); |
7209 | f60d2728 | malc | #endif
|
7210 | 2c0262af | bellard | gen_ldst_modrm(s, modrm, OT_WORD, OR_TMP0, 1);
|
7211 | 2c0262af | bellard | break;
|
7212 | 2c0262af | bellard | case 6: /* lmsw */ |
7213 | 2c0262af | bellard | if (s->cpl != 0) { |
7214 | 2c0262af | bellard | gen_exception(s, EXCP0D_GPF, pc_start - s->cs_base); |
7215 | 2c0262af | bellard | } else {
|
7216 | 872929aa | bellard | gen_svm_check_intercept(s, pc_start, SVM_EXIT_WRITE_CR0); |
7217 | 2c0262af | bellard | gen_ldst_modrm(s, modrm, OT_WORD, OR_TMP0, 0);
|
7218 | a7812ae4 | pbrook | gen_helper_lmsw(cpu_T[0]);
|
7219 | 14ce26e7 | bellard | gen_jmp_im(s->pc - s->cs_base); |
7220 | d71b9a8b | bellard | gen_eob(s); |
7221 | 2c0262af | bellard | } |
7222 | 2c0262af | bellard | break;
|
7223 | 1b050077 | Andre Przywara | case 7: |
7224 | 1b050077 | Andre Przywara | if (mod != 3) { /* invlpg */ |
7225 | 1b050077 | Andre Przywara | if (s->cpl != 0) { |
7226 | 1b050077 | Andre Przywara | gen_exception(s, EXCP0D_GPF, pc_start - s->cs_base); |
7227 | 1b050077 | Andre Przywara | } else {
|
7228 | 1b050077 | Andre Przywara | if (s->cc_op != CC_OP_DYNAMIC)
|
7229 | 1b050077 | Andre Przywara | gen_op_set_cc_op(s->cc_op); |
7230 | 1b050077 | Andre Przywara | gen_jmp_im(pc_start - s->cs_base); |
7231 | 1b050077 | Andre Przywara | gen_lea_modrm(s, modrm, ®_addr, &offset_addr); |
7232 | 1b050077 | Andre Przywara | gen_helper_invlpg(cpu_A0); |
7233 | 1b050077 | Andre Przywara | gen_jmp_im(s->pc - s->cs_base); |
7234 | 1b050077 | Andre Przywara | gen_eob(s); |
7235 | 1b050077 | Andre Przywara | } |
7236 | 2c0262af | bellard | } else {
|
7237 | 1b050077 | Andre Przywara | switch (rm) {
|
7238 | 1b050077 | Andre Przywara | case 0: /* swapgs */ |
7239 | 14ce26e7 | bellard | #ifdef TARGET_X86_64
|
7240 | 1b050077 | Andre Przywara | if (CODE64(s)) {
|
7241 | 1b050077 | Andre Przywara | if (s->cpl != 0) { |
7242 | 1b050077 | Andre Przywara | gen_exception(s, EXCP0D_GPF, pc_start - s->cs_base); |
7243 | 1b050077 | Andre Przywara | } else {
|
7244 | 1b050077 | Andre Przywara | tcg_gen_ld_tl(cpu_T[0], cpu_env,
|
7245 | 1b050077 | Andre Przywara | offsetof(CPUX86State,segs[R_GS].base)); |
7246 | 1b050077 | Andre Przywara | tcg_gen_ld_tl(cpu_T[1], cpu_env,
|
7247 | 1b050077 | Andre Przywara | offsetof(CPUX86State,kernelgsbase)); |
7248 | 1b050077 | Andre Przywara | tcg_gen_st_tl(cpu_T[1], cpu_env,
|
7249 | 1b050077 | Andre Przywara | offsetof(CPUX86State,segs[R_GS].base)); |
7250 | 1b050077 | Andre Przywara | tcg_gen_st_tl(cpu_T[0], cpu_env,
|
7251 | 1b050077 | Andre Przywara | offsetof(CPUX86State,kernelgsbase)); |
7252 | 1b050077 | Andre Przywara | } |
7253 | 5fafdf24 | ths | } else
|
7254 | 14ce26e7 | bellard | #endif
|
7255 | 14ce26e7 | bellard | { |
7256 | 14ce26e7 | bellard | goto illegal_op;
|
7257 | 14ce26e7 | bellard | } |
7258 | 1b050077 | Andre Przywara | break;
|
7259 | 1b050077 | Andre Przywara | case 1: /* rdtscp */ |
7260 | 1b050077 | Andre Przywara | if (!(s->cpuid_ext2_features & CPUID_EXT2_RDTSCP))
|
7261 | 1b050077 | Andre Przywara | goto illegal_op;
|
7262 | 9575cb94 | bellard | if (s->cc_op != CC_OP_DYNAMIC)
|
7263 | 9575cb94 | bellard | gen_op_set_cc_op(s->cc_op); |
7264 | 9575cb94 | bellard | gen_jmp_im(pc_start - s->cs_base); |
7265 | 1b050077 | Andre Przywara | if (use_icount)
|
7266 | 1b050077 | Andre Przywara | gen_io_start(); |
7267 | 1b050077 | Andre Przywara | gen_helper_rdtscp(); |
7268 | 1b050077 | Andre Przywara | if (use_icount) {
|
7269 | 1b050077 | Andre Przywara | gen_io_end(); |
7270 | 1b050077 | Andre Przywara | gen_jmp(s, s->pc - s->cs_base); |
7271 | 1b050077 | Andre Przywara | } |
7272 | 1b050077 | Andre Przywara | break;
|
7273 | 1b050077 | Andre Przywara | default:
|
7274 | 1b050077 | Andre Przywara | goto illegal_op;
|
7275 | 14ce26e7 | bellard | } |
7276 | 2c0262af | bellard | } |
7277 | 2c0262af | bellard | break;
|
7278 | 2c0262af | bellard | default:
|
7279 | 2c0262af | bellard | goto illegal_op;
|
7280 | 2c0262af | bellard | } |
7281 | 2c0262af | bellard | break;
|
7282 | 3415a4dd | bellard | case 0x108: /* invd */ |
7283 | 3415a4dd | bellard | case 0x109: /* wbinvd */ |
7284 | 3415a4dd | bellard | if (s->cpl != 0) { |
7285 | 3415a4dd | bellard | gen_exception(s, EXCP0D_GPF, pc_start - s->cs_base); |
7286 | 3415a4dd | bellard | } else {
|
7287 | 872929aa | bellard | gen_svm_check_intercept(s, pc_start, (b & 2) ? SVM_EXIT_INVD : SVM_EXIT_WBINVD);
|
7288 | 3415a4dd | bellard | /* nothing to do */
|
7289 | 3415a4dd | bellard | } |
7290 | 3415a4dd | bellard | break;
|
7291 | 14ce26e7 | bellard | case 0x63: /* arpl or movslS (x86_64) */ |
7292 | 14ce26e7 | bellard | #ifdef TARGET_X86_64
|
7293 | 14ce26e7 | bellard | if (CODE64(s)) {
|
7294 | 14ce26e7 | bellard | int d_ot;
|
7295 | 14ce26e7 | bellard | /* d_ot is the size of destination */
|
7296 | 14ce26e7 | bellard | d_ot = dflag + OT_WORD; |
7297 | 14ce26e7 | bellard | |
7298 | 14ce26e7 | bellard | modrm = ldub_code(s->pc++); |
7299 | 14ce26e7 | bellard | reg = ((modrm >> 3) & 7) | rex_r; |
7300 | 14ce26e7 | bellard | mod = (modrm >> 6) & 3; |
7301 | 14ce26e7 | bellard | rm = (modrm & 7) | REX_B(s);
|
7302 | 3b46e624 | ths | |
7303 | 14ce26e7 | bellard | if (mod == 3) { |
7304 | 57fec1fe | bellard | gen_op_mov_TN_reg(OT_LONG, 0, rm);
|
7305 | 14ce26e7 | bellard | /* sign extend */
|
7306 | 14ce26e7 | bellard | if (d_ot == OT_QUAD)
|
7307 | e108dd01 | bellard | tcg_gen_ext32s_tl(cpu_T[0], cpu_T[0]); |
7308 | 57fec1fe | bellard | gen_op_mov_reg_T0(d_ot, reg); |
7309 | 14ce26e7 | bellard | } else {
|
7310 | 14ce26e7 | bellard | gen_lea_modrm(s, modrm, ®_addr, &offset_addr); |
7311 | 14ce26e7 | bellard | if (d_ot == OT_QUAD) {
|
7312 | 57fec1fe | bellard | gen_op_lds_T0_A0(OT_LONG + s->mem_index); |
7313 | 14ce26e7 | bellard | } else {
|
7314 | 57fec1fe | bellard | gen_op_ld_T0_A0(OT_LONG + s->mem_index); |
7315 | 14ce26e7 | bellard | } |
7316 | 57fec1fe | bellard | gen_op_mov_reg_T0(d_ot, reg); |
7317 | 14ce26e7 | bellard | } |
7318 | 5fafdf24 | ths | } else
|
7319 | 14ce26e7 | bellard | #endif
|
7320 | 14ce26e7 | bellard | { |
7321 | 3bd7da9e | bellard | int label1;
|
7322 | 49d9fdcc | Laurent Desnogues | TCGv t0, t1, t2, a0; |
7323 | 1e4840bf | bellard | |
7324 | 14ce26e7 | bellard | if (!s->pe || s->vm86)
|
7325 | 14ce26e7 | bellard | goto illegal_op;
|
7326 | a7812ae4 | pbrook | t0 = tcg_temp_local_new(); |
7327 | a7812ae4 | pbrook | t1 = tcg_temp_local_new(); |
7328 | a7812ae4 | pbrook | t2 = tcg_temp_local_new(); |
7329 | 3bd7da9e | bellard | ot = OT_WORD; |
7330 | 14ce26e7 | bellard | modrm = ldub_code(s->pc++); |
7331 | 14ce26e7 | bellard | reg = (modrm >> 3) & 7; |
7332 | 14ce26e7 | bellard | mod = (modrm >> 6) & 3; |
7333 | 14ce26e7 | bellard | rm = modrm & 7;
|
7334 | 14ce26e7 | bellard | if (mod != 3) { |
7335 | 14ce26e7 | bellard | gen_lea_modrm(s, modrm, ®_addr, &offset_addr); |
7336 | 1e4840bf | bellard | gen_op_ld_v(ot + s->mem_index, t0, cpu_A0); |
7337 | 49d9fdcc | Laurent Desnogues | a0 = tcg_temp_local_new(); |
7338 | 49d9fdcc | Laurent Desnogues | tcg_gen_mov_tl(a0, cpu_A0); |
7339 | 14ce26e7 | bellard | } else {
|
7340 | 1e4840bf | bellard | gen_op_mov_v_reg(ot, t0, rm); |
7341 | 49d9fdcc | Laurent Desnogues | TCGV_UNUSED(a0); |
7342 | 14ce26e7 | bellard | } |
7343 | 1e4840bf | bellard | gen_op_mov_v_reg(ot, t1, reg); |
7344 | 1e4840bf | bellard | tcg_gen_andi_tl(cpu_tmp0, t0, 3);
|
7345 | 1e4840bf | bellard | tcg_gen_andi_tl(t1, t1, 3);
|
7346 | 1e4840bf | bellard | tcg_gen_movi_tl(t2, 0);
|
7347 | 3bd7da9e | bellard | label1 = gen_new_label(); |
7348 | 1e4840bf | bellard | tcg_gen_brcond_tl(TCG_COND_GE, cpu_tmp0, t1, label1); |
7349 | 1e4840bf | bellard | tcg_gen_andi_tl(t0, t0, ~3);
|
7350 | 1e4840bf | bellard | tcg_gen_or_tl(t0, t0, t1); |
7351 | 1e4840bf | bellard | tcg_gen_movi_tl(t2, CC_Z); |
7352 | 3bd7da9e | bellard | gen_set_label(label1); |
7353 | 14ce26e7 | bellard | if (mod != 3) { |
7354 | 49d9fdcc | Laurent Desnogues | gen_op_st_v(ot + s->mem_index, t0, a0); |
7355 | 49d9fdcc | Laurent Desnogues | tcg_temp_free(a0); |
7356 | 49d9fdcc | Laurent Desnogues | } else {
|
7357 | 1e4840bf | bellard | gen_op_mov_reg_v(ot, rm, t0); |
7358 | 14ce26e7 | bellard | } |
7359 | 3bd7da9e | bellard | if (s->cc_op != CC_OP_DYNAMIC)
|
7360 | 3bd7da9e | bellard | gen_op_set_cc_op(s->cc_op); |
7361 | 3bd7da9e | bellard | gen_compute_eflags(cpu_cc_src); |
7362 | 3bd7da9e | bellard | tcg_gen_andi_tl(cpu_cc_src, cpu_cc_src, ~CC_Z); |
7363 | 1e4840bf | bellard | tcg_gen_or_tl(cpu_cc_src, cpu_cc_src, t2); |
7364 | 3bd7da9e | bellard | s->cc_op = CC_OP_EFLAGS; |
7365 | 1e4840bf | bellard | tcg_temp_free(t0); |
7366 | 1e4840bf | bellard | tcg_temp_free(t1); |
7367 | 1e4840bf | bellard | tcg_temp_free(t2); |
7368 | f115e911 | bellard | } |
7369 | f115e911 | bellard | break;
|
7370 | 2c0262af | bellard | case 0x102: /* lar */ |
7371 | 2c0262af | bellard | case 0x103: /* lsl */ |
7372 | cec6843e | bellard | { |
7373 | cec6843e | bellard | int label1;
|
7374 | 1e4840bf | bellard | TCGv t0; |
7375 | cec6843e | bellard | if (!s->pe || s->vm86)
|
7376 | cec6843e | bellard | goto illegal_op;
|
7377 | cec6843e | bellard | ot = dflag ? OT_LONG : OT_WORD; |
7378 | cec6843e | bellard | modrm = ldub_code(s->pc++); |
7379 | cec6843e | bellard | reg = ((modrm >> 3) & 7) | rex_r; |
7380 | cec6843e | bellard | gen_ldst_modrm(s, modrm, OT_WORD, OR_TMP0, 0);
|
7381 | a7812ae4 | pbrook | t0 = tcg_temp_local_new(); |
7382 | cec6843e | bellard | if (s->cc_op != CC_OP_DYNAMIC)
|
7383 | cec6843e | bellard | gen_op_set_cc_op(s->cc_op); |
7384 | cec6843e | bellard | if (b == 0x102) |
7385 | a7812ae4 | pbrook | gen_helper_lar(t0, cpu_T[0]);
|
7386 | cec6843e | bellard | else
|
7387 | a7812ae4 | pbrook | gen_helper_lsl(t0, cpu_T[0]);
|
7388 | cec6843e | bellard | tcg_gen_andi_tl(cpu_tmp0, cpu_cc_src, CC_Z); |
7389 | cec6843e | bellard | label1 = gen_new_label(); |
7390 | cb63669a | pbrook | tcg_gen_brcondi_tl(TCG_COND_EQ, cpu_tmp0, 0, label1);
|
7391 | 1e4840bf | bellard | gen_op_mov_reg_v(ot, reg, t0); |
7392 | cec6843e | bellard | gen_set_label(label1); |
7393 | cec6843e | bellard | s->cc_op = CC_OP_EFLAGS; |
7394 | 1e4840bf | bellard | tcg_temp_free(t0); |
7395 | cec6843e | bellard | } |
7396 | 2c0262af | bellard | break;
|
7397 | 2c0262af | bellard | case 0x118: |
7398 | 61382a50 | bellard | modrm = ldub_code(s->pc++); |
7399 | 2c0262af | bellard | mod = (modrm >> 6) & 3; |
7400 | 2c0262af | bellard | op = (modrm >> 3) & 7; |
7401 | 2c0262af | bellard | switch(op) {
|
7402 | 2c0262af | bellard | case 0: /* prefetchnta */ |
7403 | 2c0262af | bellard | case 1: /* prefetchnt0 */ |
7404 | 2c0262af | bellard | case 2: /* prefetchnt0 */ |
7405 | 2c0262af | bellard | case 3: /* prefetchnt0 */ |
7406 | 2c0262af | bellard | if (mod == 3) |
7407 | 2c0262af | bellard | goto illegal_op;
|
7408 | 2c0262af | bellard | gen_lea_modrm(s, modrm, ®_addr, &offset_addr); |
7409 | 2c0262af | bellard | /* nothing more to do */
|
7410 | 2c0262af | bellard | break;
|
7411 | e17a36ce | bellard | default: /* nop (multi byte) */ |
7412 | e17a36ce | bellard | gen_nop_modrm(s, modrm); |
7413 | e17a36ce | bellard | break;
|
7414 | 2c0262af | bellard | } |
7415 | 2c0262af | bellard | break;
|
7416 | e17a36ce | bellard | case 0x119 ... 0x11f: /* nop (multi byte) */ |
7417 | e17a36ce | bellard | modrm = ldub_code(s->pc++); |
7418 | e17a36ce | bellard | gen_nop_modrm(s, modrm); |
7419 | e17a36ce | bellard | break;
|
7420 | 2c0262af | bellard | case 0x120: /* mov reg, crN */ |
7421 | 2c0262af | bellard | case 0x122: /* mov crN, reg */ |
7422 | 2c0262af | bellard | if (s->cpl != 0) { |
7423 | 2c0262af | bellard | gen_exception(s, EXCP0D_GPF, pc_start - s->cs_base); |
7424 | 2c0262af | bellard | } else {
|
7425 | 61382a50 | bellard | modrm = ldub_code(s->pc++); |
7426 | 2c0262af | bellard | if ((modrm & 0xc0) != 0xc0) |
7427 | 2c0262af | bellard | goto illegal_op;
|
7428 | 14ce26e7 | bellard | rm = (modrm & 7) | REX_B(s);
|
7429 | 14ce26e7 | bellard | reg = ((modrm >> 3) & 7) | rex_r; |
7430 | 14ce26e7 | bellard | if (CODE64(s))
|
7431 | 14ce26e7 | bellard | ot = OT_QUAD; |
7432 | 14ce26e7 | bellard | else
|
7433 | 14ce26e7 | bellard | ot = OT_LONG; |
7434 | ccd59d09 | Andre Przywara | if ((prefixes & PREFIX_LOCK) && (reg == 0) && |
7435 | ccd59d09 | Andre Przywara | (s->cpuid_ext3_features & CPUID_EXT3_CR8LEG)) { |
7436 | ccd59d09 | Andre Przywara | reg = 8;
|
7437 | ccd59d09 | Andre Przywara | } |
7438 | 2c0262af | bellard | switch(reg) {
|
7439 | 2c0262af | bellard | case 0: |
7440 | 2c0262af | bellard | case 2: |
7441 | 2c0262af | bellard | case 3: |
7442 | 2c0262af | bellard | case 4: |
7443 | 9230e66e | bellard | case 8: |
7444 | 872929aa | bellard | if (s->cc_op != CC_OP_DYNAMIC)
|
7445 | 872929aa | bellard | gen_op_set_cc_op(s->cc_op); |
7446 | 872929aa | bellard | gen_jmp_im(pc_start - s->cs_base); |
7447 | 2c0262af | bellard | if (b & 2) { |
7448 | 57fec1fe | bellard | gen_op_mov_TN_reg(ot, 0, rm);
|
7449 | a7812ae4 | pbrook | gen_helper_write_crN(tcg_const_i32(reg), cpu_T[0]);
|
7450 | 14ce26e7 | bellard | gen_jmp_im(s->pc - s->cs_base); |
7451 | 2c0262af | bellard | gen_eob(s); |
7452 | 2c0262af | bellard | } else {
|
7453 | a7812ae4 | pbrook | gen_helper_read_crN(cpu_T[0], tcg_const_i32(reg));
|
7454 | 57fec1fe | bellard | gen_op_mov_reg_T0(ot, rm); |
7455 | 2c0262af | bellard | } |
7456 | 2c0262af | bellard | break;
|
7457 | 2c0262af | bellard | default:
|
7458 | 2c0262af | bellard | goto illegal_op;
|
7459 | 2c0262af | bellard | } |
7460 | 2c0262af | bellard | } |
7461 | 2c0262af | bellard | break;
|
7462 | 2c0262af | bellard | case 0x121: /* mov reg, drN */ |
7463 | 2c0262af | bellard | case 0x123: /* mov drN, reg */ |
7464 | 2c0262af | bellard | if (s->cpl != 0) { |
7465 | 2c0262af | bellard | gen_exception(s, EXCP0D_GPF, pc_start - s->cs_base); |
7466 | 2c0262af | bellard | } else {
|
7467 | 61382a50 | bellard | modrm = ldub_code(s->pc++); |
7468 | 2c0262af | bellard | if ((modrm & 0xc0) != 0xc0) |
7469 | 2c0262af | bellard | goto illegal_op;
|
7470 | 14ce26e7 | bellard | rm = (modrm & 7) | REX_B(s);
|
7471 | 14ce26e7 | bellard | reg = ((modrm >> 3) & 7) | rex_r; |
7472 | 14ce26e7 | bellard | if (CODE64(s))
|
7473 | 14ce26e7 | bellard | ot = OT_QUAD; |
7474 | 14ce26e7 | bellard | else
|
7475 | 14ce26e7 | bellard | ot = OT_LONG; |
7476 | 2c0262af | bellard | /* XXX: do it dynamically with CR4.DE bit */
|
7477 | 14ce26e7 | bellard | if (reg == 4 || reg == 5 || reg >= 8) |
7478 | 2c0262af | bellard | goto illegal_op;
|
7479 | 2c0262af | bellard | if (b & 2) { |
7480 | 0573fbfc | ths | gen_svm_check_intercept(s, pc_start, SVM_EXIT_WRITE_DR0 + reg); |
7481 | 57fec1fe | bellard | gen_op_mov_TN_reg(ot, 0, rm);
|
7482 | a7812ae4 | pbrook | gen_helper_movl_drN_T0(tcg_const_i32(reg), cpu_T[0]);
|
7483 | 14ce26e7 | bellard | gen_jmp_im(s->pc - s->cs_base); |
7484 | 2c0262af | bellard | gen_eob(s); |
7485 | 2c0262af | bellard | } else {
|
7486 | 0573fbfc | ths | gen_svm_check_intercept(s, pc_start, SVM_EXIT_READ_DR0 + reg); |
7487 | 651ba608 | bellard | tcg_gen_ld_tl(cpu_T[0], cpu_env, offsetof(CPUX86State,dr[reg]));
|
7488 | 57fec1fe | bellard | gen_op_mov_reg_T0(ot, rm); |
7489 | 2c0262af | bellard | } |
7490 | 2c0262af | bellard | } |
7491 | 2c0262af | bellard | break;
|
7492 | 2c0262af | bellard | case 0x106: /* clts */ |
7493 | 2c0262af | bellard | if (s->cpl != 0) { |
7494 | 2c0262af | bellard | gen_exception(s, EXCP0D_GPF, pc_start - s->cs_base); |
7495 | 2c0262af | bellard | } else {
|
7496 | 0573fbfc | ths | gen_svm_check_intercept(s, pc_start, SVM_EXIT_WRITE_CR0); |
7497 | a7812ae4 | pbrook | gen_helper_clts(); |
7498 | 7eee2a50 | bellard | /* abort block because static cpu state changed */
|
7499 | 14ce26e7 | bellard | gen_jmp_im(s->pc - s->cs_base); |
7500 | 7eee2a50 | bellard | gen_eob(s); |
7501 | 2c0262af | bellard | } |
7502 | 2c0262af | bellard | break;
|
7503 | 222a3336 | balrog | /* MMX/3DNow!/SSE/SSE2/SSE3/SSSE3/SSE4 support */
|
7504 | 664e0f19 | bellard | case 0x1c3: /* MOVNTI reg, mem */ |
7505 | 664e0f19 | bellard | if (!(s->cpuid_features & CPUID_SSE2))
|
7506 | 14ce26e7 | bellard | goto illegal_op;
|
7507 | 664e0f19 | bellard | ot = s->dflag == 2 ? OT_QUAD : OT_LONG;
|
7508 | 664e0f19 | bellard | modrm = ldub_code(s->pc++); |
7509 | 664e0f19 | bellard | mod = (modrm >> 6) & 3; |
7510 | 664e0f19 | bellard | if (mod == 3) |
7511 | 664e0f19 | bellard | goto illegal_op;
|
7512 | 664e0f19 | bellard | reg = ((modrm >> 3) & 7) | rex_r; |
7513 | 664e0f19 | bellard | /* generate a generic store */
|
7514 | 664e0f19 | bellard | gen_ldst_modrm(s, modrm, ot, reg, 1);
|
7515 | 14ce26e7 | bellard | break;
|
7516 | 664e0f19 | bellard | case 0x1ae: |
7517 | 664e0f19 | bellard | modrm = ldub_code(s->pc++); |
7518 | 664e0f19 | bellard | mod = (modrm >> 6) & 3; |
7519 | 664e0f19 | bellard | op = (modrm >> 3) & 7; |
7520 | 664e0f19 | bellard | switch(op) {
|
7521 | 664e0f19 | bellard | case 0: /* fxsave */ |
7522 | 5fafdf24 | ths | if (mod == 3 || !(s->cpuid_features & CPUID_FXSR) || |
7523 | 09d85fb8 | Kevin Wolf | (s->prefix & PREFIX_LOCK)) |
7524 | 14ce26e7 | bellard | goto illegal_op;
|
7525 | 09d85fb8 | Kevin Wolf | if ((s->flags & HF_EM_MASK) || (s->flags & HF_TS_MASK)) {
|
7526 | 0fd14b72 | bellard | gen_exception(s, EXCP07_PREX, pc_start - s->cs_base); |
7527 | 0fd14b72 | bellard | break;
|
7528 | 0fd14b72 | bellard | } |
7529 | 664e0f19 | bellard | gen_lea_modrm(s, modrm, ®_addr, &offset_addr); |
7530 | 19e6c4b8 | bellard | if (s->cc_op != CC_OP_DYNAMIC)
|
7531 | 19e6c4b8 | bellard | gen_op_set_cc_op(s->cc_op); |
7532 | 19e6c4b8 | bellard | gen_jmp_im(pc_start - s->cs_base); |
7533 | a7812ae4 | pbrook | gen_helper_fxsave(cpu_A0, tcg_const_i32((s->dflag == 2)));
|
7534 | 664e0f19 | bellard | break;
|
7535 | 664e0f19 | bellard | case 1: /* fxrstor */ |
7536 | 5fafdf24 | ths | if (mod == 3 || !(s->cpuid_features & CPUID_FXSR) || |
7537 | 09d85fb8 | Kevin Wolf | (s->prefix & PREFIX_LOCK)) |
7538 | 14ce26e7 | bellard | goto illegal_op;
|
7539 | 09d85fb8 | Kevin Wolf | if ((s->flags & HF_EM_MASK) || (s->flags & HF_TS_MASK)) {
|
7540 | 0fd14b72 | bellard | gen_exception(s, EXCP07_PREX, pc_start - s->cs_base); |
7541 | 0fd14b72 | bellard | break;
|
7542 | 0fd14b72 | bellard | } |
7543 | 664e0f19 | bellard | gen_lea_modrm(s, modrm, ®_addr, &offset_addr); |
7544 | 19e6c4b8 | bellard | if (s->cc_op != CC_OP_DYNAMIC)
|
7545 | 19e6c4b8 | bellard | gen_op_set_cc_op(s->cc_op); |
7546 | 19e6c4b8 | bellard | gen_jmp_im(pc_start - s->cs_base); |
7547 | a7812ae4 | pbrook | gen_helper_fxrstor(cpu_A0, tcg_const_i32((s->dflag == 2)));
|
7548 | 664e0f19 | bellard | break;
|
7549 | 664e0f19 | bellard | case 2: /* ldmxcsr */ |
7550 | 664e0f19 | bellard | case 3: /* stmxcsr */ |
7551 | 664e0f19 | bellard | if (s->flags & HF_TS_MASK) {
|
7552 | 664e0f19 | bellard | gen_exception(s, EXCP07_PREX, pc_start - s->cs_base); |
7553 | 664e0f19 | bellard | break;
|
7554 | 14ce26e7 | bellard | } |
7555 | 664e0f19 | bellard | if ((s->flags & HF_EM_MASK) || !(s->flags & HF_OSFXSR_MASK) ||
|
7556 | 664e0f19 | bellard | mod == 3)
|
7557 | 14ce26e7 | bellard | goto illegal_op;
|
7558 | 664e0f19 | bellard | gen_lea_modrm(s, modrm, ®_addr, &offset_addr); |
7559 | 664e0f19 | bellard | if (op == 2) { |
7560 | 57fec1fe | bellard | gen_op_ld_T0_A0(OT_LONG + s->mem_index); |
7561 | 651ba608 | bellard | tcg_gen_st32_tl(cpu_T[0], cpu_env, offsetof(CPUX86State, mxcsr));
|
7562 | 14ce26e7 | bellard | } else {
|
7563 | 651ba608 | bellard | tcg_gen_ld32u_tl(cpu_T[0], cpu_env, offsetof(CPUX86State, mxcsr));
|
7564 | 57fec1fe | bellard | gen_op_st_T0_A0(OT_LONG + s->mem_index); |
7565 | 14ce26e7 | bellard | } |
7566 | 664e0f19 | bellard | break;
|
7567 | 664e0f19 | bellard | case 5: /* lfence */ |
7568 | 664e0f19 | bellard | case 6: /* mfence */ |
7569 | 664e0f19 | bellard | if ((modrm & 0xc7) != 0xc0 || !(s->cpuid_features & CPUID_SSE)) |
7570 | 664e0f19 | bellard | goto illegal_op;
|
7571 | 664e0f19 | bellard | break;
|
7572 | 8f091a59 | bellard | case 7: /* sfence / clflush */ |
7573 | 8f091a59 | bellard | if ((modrm & 0xc7) == 0xc0) { |
7574 | 8f091a59 | bellard | /* sfence */
|
7575 | a35f3ec7 | aurel32 | /* XXX: also check for cpuid_ext2_features & CPUID_EXT2_EMMX */
|
7576 | 8f091a59 | bellard | if (!(s->cpuid_features & CPUID_SSE))
|
7577 | 8f091a59 | bellard | goto illegal_op;
|
7578 | 8f091a59 | bellard | } else {
|
7579 | 8f091a59 | bellard | /* clflush */
|
7580 | 8f091a59 | bellard | if (!(s->cpuid_features & CPUID_CLFLUSH))
|
7581 | 8f091a59 | bellard | goto illegal_op;
|
7582 | 8f091a59 | bellard | gen_lea_modrm(s, modrm, ®_addr, &offset_addr); |
7583 | 8f091a59 | bellard | } |
7584 | 8f091a59 | bellard | break;
|
7585 | 664e0f19 | bellard | default:
|
7586 | 14ce26e7 | bellard | goto illegal_op;
|
7587 | 14ce26e7 | bellard | } |
7588 | 14ce26e7 | bellard | break;
|
7589 | a35f3ec7 | aurel32 | case 0x10d: /* 3DNow! prefetch(w) */ |
7590 | 8f091a59 | bellard | modrm = ldub_code(s->pc++); |
7591 | a35f3ec7 | aurel32 | mod = (modrm >> 6) & 3; |
7592 | a35f3ec7 | aurel32 | if (mod == 3) |
7593 | a35f3ec7 | aurel32 | goto illegal_op;
|
7594 | 8f091a59 | bellard | gen_lea_modrm(s, modrm, ®_addr, &offset_addr); |
7595 | 8f091a59 | bellard | /* ignore for now */
|
7596 | 8f091a59 | bellard | break;
|
7597 | 3b21e03e | bellard | case 0x1aa: /* rsm */ |
7598 | 872929aa | bellard | gen_svm_check_intercept(s, pc_start, SVM_EXIT_RSM); |
7599 | 3b21e03e | bellard | if (!(s->flags & HF_SMM_MASK))
|
7600 | 3b21e03e | bellard | goto illegal_op;
|
7601 | 3b21e03e | bellard | if (s->cc_op != CC_OP_DYNAMIC) {
|
7602 | 3b21e03e | bellard | gen_op_set_cc_op(s->cc_op); |
7603 | 3b21e03e | bellard | s->cc_op = CC_OP_DYNAMIC; |
7604 | 3b21e03e | bellard | } |
7605 | 3b21e03e | bellard | gen_jmp_im(s->pc - s->cs_base); |
7606 | a7812ae4 | pbrook | gen_helper_rsm(); |
7607 | 3b21e03e | bellard | gen_eob(s); |
7608 | 3b21e03e | bellard | break;
|
7609 | 222a3336 | balrog | case 0x1b8: /* SSE4.2 popcnt */ |
7610 | 222a3336 | balrog | if ((prefixes & (PREFIX_REPZ | PREFIX_LOCK | PREFIX_REPNZ)) !=
|
7611 | 222a3336 | balrog | PREFIX_REPZ) |
7612 | 222a3336 | balrog | goto illegal_op;
|
7613 | 222a3336 | balrog | if (!(s->cpuid_ext_features & CPUID_EXT_POPCNT))
|
7614 | 222a3336 | balrog | goto illegal_op;
|
7615 | 222a3336 | balrog | |
7616 | 222a3336 | balrog | modrm = ldub_code(s->pc++); |
7617 | 222a3336 | balrog | reg = ((modrm >> 3) & 7); |
7618 | 222a3336 | balrog | |
7619 | 222a3336 | balrog | if (s->prefix & PREFIX_DATA)
|
7620 | 222a3336 | balrog | ot = OT_WORD; |
7621 | 222a3336 | balrog | else if (s->dflag != 2) |
7622 | 222a3336 | balrog | ot = OT_LONG; |
7623 | 222a3336 | balrog | else
|
7624 | 222a3336 | balrog | ot = OT_QUAD; |
7625 | 222a3336 | balrog | |
7626 | 222a3336 | balrog | gen_ldst_modrm(s, modrm, ot, OR_TMP0, 0);
|
7627 | a7812ae4 | pbrook | gen_helper_popcnt(cpu_T[0], cpu_T[0], tcg_const_i32(ot)); |
7628 | 222a3336 | balrog | gen_op_mov_reg_T0(ot, reg); |
7629 | fdb0d09d | balrog | |
7630 | fdb0d09d | balrog | s->cc_op = CC_OP_EFLAGS; |
7631 | 222a3336 | balrog | break;
|
7632 | a35f3ec7 | aurel32 | case 0x10e ... 0x10f: |
7633 | a35f3ec7 | aurel32 | /* 3DNow! instructions, ignore prefixes */
|
7634 | a35f3ec7 | aurel32 | s->prefix &= ~(PREFIX_REPZ | PREFIX_REPNZ | PREFIX_DATA); |
7635 | 664e0f19 | bellard | case 0x110 ... 0x117: |
7636 | 664e0f19 | bellard | case 0x128 ... 0x12f: |
7637 | 4242b1bd | balrog | case 0x138 ... 0x13a: |
7638 | d9f4bb27 | Andre Przywara | case 0x150 ... 0x179: |
7639 | 664e0f19 | bellard | case 0x17c ... 0x17f: |
7640 | 664e0f19 | bellard | case 0x1c2: |
7641 | 664e0f19 | bellard | case 0x1c4 ... 0x1c6: |
7642 | 664e0f19 | bellard | case 0x1d0 ... 0x1fe: |
7643 | 664e0f19 | bellard | gen_sse(s, b, pc_start, rex_r); |
7644 | 664e0f19 | bellard | break;
|
7645 | 2c0262af | bellard | default:
|
7646 | 2c0262af | bellard | goto illegal_op;
|
7647 | 2c0262af | bellard | } |
7648 | 2c0262af | bellard | /* lock generation */
|
7649 | 2c0262af | bellard | if (s->prefix & PREFIX_LOCK)
|
7650 | a7812ae4 | pbrook | gen_helper_unlock(); |
7651 | 2c0262af | bellard | return s->pc;
|
7652 | 2c0262af | bellard | illegal_op:
|
7653 | ab1f142b | bellard | if (s->prefix & PREFIX_LOCK)
|
7654 | a7812ae4 | pbrook | gen_helper_unlock(); |
7655 | 2c0262af | bellard | /* XXX: ensure that no lock was generated */
|
7656 | 2c0262af | bellard | gen_exception(s, EXCP06_ILLOP, pc_start - s->cs_base); |
7657 | 2c0262af | bellard | return s->pc;
|
7658 | 2c0262af | bellard | } |
7659 | 2c0262af | bellard | |
7660 | 2c0262af | bellard | void optimize_flags_init(void) |
7661 | 2c0262af | bellard | { |
7662 | b6abf97d | bellard | #if TCG_TARGET_REG_BITS == 32 |
7663 | b6abf97d | bellard | assert(sizeof(CCTable) == (1 << 3)); |
7664 | b6abf97d | bellard | #else
|
7665 | b6abf97d | bellard | assert(sizeof(CCTable) == (1 << 4)); |
7666 | b6abf97d | bellard | #endif
|
7667 | a7812ae4 | pbrook | cpu_env = tcg_global_reg_new_ptr(TCG_AREG0, "env");
|
7668 | a7812ae4 | pbrook | cpu_cc_op = tcg_global_mem_new_i32(TCG_AREG0, |
7669 | a7812ae4 | pbrook | offsetof(CPUState, cc_op), "cc_op");
|
7670 | a7812ae4 | pbrook | cpu_cc_src = tcg_global_mem_new(TCG_AREG0, offsetof(CPUState, cc_src), |
7671 | a7812ae4 | pbrook | "cc_src");
|
7672 | a7812ae4 | pbrook | cpu_cc_dst = tcg_global_mem_new(TCG_AREG0, offsetof(CPUState, cc_dst), |
7673 | a7812ae4 | pbrook | "cc_dst");
|
7674 | a7812ae4 | pbrook | cpu_cc_tmp = tcg_global_mem_new(TCG_AREG0, offsetof(CPUState, cc_tmp), |
7675 | a7812ae4 | pbrook | "cc_tmp");
|
7676 | 437a88a5 | bellard | |
7677 | cc739bb0 | Laurent Desnogues | #ifdef TARGET_X86_64
|
7678 | cc739bb0 | Laurent Desnogues | cpu_regs[R_EAX] = tcg_global_mem_new_i64(TCG_AREG0, |
7679 | cc739bb0 | Laurent Desnogues | offsetof(CPUState, regs[R_EAX]), "rax");
|
7680 | cc739bb0 | Laurent Desnogues | cpu_regs[R_ECX] = tcg_global_mem_new_i64(TCG_AREG0, |
7681 | cc739bb0 | Laurent Desnogues | offsetof(CPUState, regs[R_ECX]), "rcx");
|
7682 | cc739bb0 | Laurent Desnogues | cpu_regs[R_EDX] = tcg_global_mem_new_i64(TCG_AREG0, |
7683 | cc739bb0 | Laurent Desnogues | offsetof(CPUState, regs[R_EDX]), "rdx");
|
7684 | cc739bb0 | Laurent Desnogues | cpu_regs[R_EBX] = tcg_global_mem_new_i64(TCG_AREG0, |
7685 | cc739bb0 | Laurent Desnogues | offsetof(CPUState, regs[R_EBX]), "rbx");
|
7686 | cc739bb0 | Laurent Desnogues | cpu_regs[R_ESP] = tcg_global_mem_new_i64(TCG_AREG0, |
7687 | cc739bb0 | Laurent Desnogues | offsetof(CPUState, regs[R_ESP]), "rsp");
|
7688 | cc739bb0 | Laurent Desnogues | cpu_regs[R_EBP] = tcg_global_mem_new_i64(TCG_AREG0, |
7689 | cc739bb0 | Laurent Desnogues | offsetof(CPUState, regs[R_EBP]), "rbp");
|
7690 | cc739bb0 | Laurent Desnogues | cpu_regs[R_ESI] = tcg_global_mem_new_i64(TCG_AREG0, |
7691 | cc739bb0 | Laurent Desnogues | offsetof(CPUState, regs[R_ESI]), "rsi");
|
7692 | cc739bb0 | Laurent Desnogues | cpu_regs[R_EDI] = tcg_global_mem_new_i64(TCG_AREG0, |
7693 | cc739bb0 | Laurent Desnogues | offsetof(CPUState, regs[R_EDI]), "rdi");
|
7694 | cc739bb0 | Laurent Desnogues | cpu_regs[8] = tcg_global_mem_new_i64(TCG_AREG0,
|
7695 | cc739bb0 | Laurent Desnogues | offsetof(CPUState, regs[8]), "r8"); |
7696 | cc739bb0 | Laurent Desnogues | cpu_regs[9] = tcg_global_mem_new_i64(TCG_AREG0,
|
7697 | cc739bb0 | Laurent Desnogues | offsetof(CPUState, regs[9]), "r9"); |
7698 | cc739bb0 | Laurent Desnogues | cpu_regs[10] = tcg_global_mem_new_i64(TCG_AREG0,
|
7699 | cc739bb0 | Laurent Desnogues | offsetof(CPUState, regs[10]), "r10"); |
7700 | cc739bb0 | Laurent Desnogues | cpu_regs[11] = tcg_global_mem_new_i64(TCG_AREG0,
|
7701 | cc739bb0 | Laurent Desnogues | offsetof(CPUState, regs[11]), "r11"); |
7702 | cc739bb0 | Laurent Desnogues | cpu_regs[12] = tcg_global_mem_new_i64(TCG_AREG0,
|
7703 | cc739bb0 | Laurent Desnogues | offsetof(CPUState, regs[12]), "r12"); |
7704 | cc739bb0 | Laurent Desnogues | cpu_regs[13] = tcg_global_mem_new_i64(TCG_AREG0,
|
7705 | cc739bb0 | Laurent Desnogues | offsetof(CPUState, regs[13]), "r13"); |
7706 | cc739bb0 | Laurent Desnogues | cpu_regs[14] = tcg_global_mem_new_i64(TCG_AREG0,
|
7707 | cc739bb0 | Laurent Desnogues | offsetof(CPUState, regs[14]), "r14"); |
7708 | cc739bb0 | Laurent Desnogues | cpu_regs[15] = tcg_global_mem_new_i64(TCG_AREG0,
|
7709 | cc739bb0 | Laurent Desnogues | offsetof(CPUState, regs[15]), "r15"); |
7710 | cc739bb0 | Laurent Desnogues | #else
|
7711 | cc739bb0 | Laurent Desnogues | cpu_regs[R_EAX] = tcg_global_mem_new_i32(TCG_AREG0, |
7712 | cc739bb0 | Laurent Desnogues | offsetof(CPUState, regs[R_EAX]), "eax");
|
7713 | cc739bb0 | Laurent Desnogues | cpu_regs[R_ECX] = tcg_global_mem_new_i32(TCG_AREG0, |
7714 | cc739bb0 | Laurent Desnogues | offsetof(CPUState, regs[R_ECX]), "ecx");
|
7715 | cc739bb0 | Laurent Desnogues | cpu_regs[R_EDX] = tcg_global_mem_new_i32(TCG_AREG0, |
7716 | cc739bb0 | Laurent Desnogues | offsetof(CPUState, regs[R_EDX]), "edx");
|
7717 | cc739bb0 | Laurent Desnogues | cpu_regs[R_EBX] = tcg_global_mem_new_i32(TCG_AREG0, |
7718 | cc739bb0 | Laurent Desnogues | offsetof(CPUState, regs[R_EBX]), "ebx");
|
7719 | cc739bb0 | Laurent Desnogues | cpu_regs[R_ESP] = tcg_global_mem_new_i32(TCG_AREG0, |
7720 | cc739bb0 | Laurent Desnogues | offsetof(CPUState, regs[R_ESP]), "esp");
|
7721 | cc739bb0 | Laurent Desnogues | cpu_regs[R_EBP] = tcg_global_mem_new_i32(TCG_AREG0, |
7722 | cc739bb0 | Laurent Desnogues | offsetof(CPUState, regs[R_EBP]), "ebp");
|
7723 | cc739bb0 | Laurent Desnogues | cpu_regs[R_ESI] = tcg_global_mem_new_i32(TCG_AREG0, |
7724 | cc739bb0 | Laurent Desnogues | offsetof(CPUState, regs[R_ESI]), "esi");
|
7725 | cc739bb0 | Laurent Desnogues | cpu_regs[R_EDI] = tcg_global_mem_new_i32(TCG_AREG0, |
7726 | cc739bb0 | Laurent Desnogues | offsetof(CPUState, regs[R_EDI]), "edi");
|
7727 | cc739bb0 | Laurent Desnogues | #endif
|
7728 | cc739bb0 | Laurent Desnogues | |
7729 | 437a88a5 | bellard | /* register helpers */
|
7730 | a7812ae4 | pbrook | #define GEN_HELPER 2 |
7731 | 437a88a5 | bellard | #include "helper.h" |
7732 | 2c0262af | bellard | } |
7733 | 2c0262af | bellard | |
7734 | 2c0262af | bellard | /* generate intermediate code in gen_opc_buf and gen_opparam_buf for
|
7735 | 2c0262af | bellard | basic block 'tb'. If search_pc is TRUE, also generate PC
|
7736 | 2c0262af | bellard | information for each intermediate instruction. */
|
7737 | 2cfc5f17 | ths | static inline void gen_intermediate_code_internal(CPUState *env, |
7738 | 2cfc5f17 | ths | TranslationBlock *tb, |
7739 | 2cfc5f17 | ths | int search_pc)
|
7740 | 2c0262af | bellard | { |
7741 | 2c0262af | bellard | DisasContext dc1, *dc = &dc1; |
7742 | 14ce26e7 | bellard | target_ulong pc_ptr; |
7743 | 2c0262af | bellard | uint16_t *gen_opc_end; |
7744 | a1d1bb31 | aliguori | CPUBreakpoint *bp; |
7745 | c068688b | j_mayer | int j, lj, cflags;
|
7746 | c068688b | j_mayer | uint64_t flags; |
7747 | 14ce26e7 | bellard | target_ulong pc_start; |
7748 | 14ce26e7 | bellard | target_ulong cs_base; |
7749 | 2e70f6ef | pbrook | int num_insns;
|
7750 | 2e70f6ef | pbrook | int max_insns;
|
7751 | 3b46e624 | ths | |
7752 | 2c0262af | bellard | /* generate intermediate code */
|
7753 | 14ce26e7 | bellard | pc_start = tb->pc; |
7754 | 14ce26e7 | bellard | cs_base = tb->cs_base; |
7755 | 2c0262af | bellard | flags = tb->flags; |
7756 | d720b93d | bellard | cflags = tb->cflags; |
7757 | 3a1d9b8b | bellard | |
7758 | 4f31916f | bellard | dc->pe = (flags >> HF_PE_SHIFT) & 1;
|
7759 | 2c0262af | bellard | dc->code32 = (flags >> HF_CS32_SHIFT) & 1;
|
7760 | 2c0262af | bellard | dc->ss32 = (flags >> HF_SS32_SHIFT) & 1;
|
7761 | 2c0262af | bellard | dc->addseg = (flags >> HF_ADDSEG_SHIFT) & 1;
|
7762 | 2c0262af | bellard | dc->f_st = 0;
|
7763 | 2c0262af | bellard | dc->vm86 = (flags >> VM_SHIFT) & 1;
|
7764 | 2c0262af | bellard | dc->cpl = (flags >> HF_CPL_SHIFT) & 3;
|
7765 | 2c0262af | bellard | dc->iopl = (flags >> IOPL_SHIFT) & 3;
|
7766 | 2c0262af | bellard | dc->tf = (flags >> TF_SHIFT) & 1;
|
7767 | 34865134 | bellard | dc->singlestep_enabled = env->singlestep_enabled; |
7768 | 2c0262af | bellard | dc->cc_op = CC_OP_DYNAMIC; |
7769 | 2c0262af | bellard | dc->cs_base = cs_base; |
7770 | 2c0262af | bellard | dc->tb = tb; |
7771 | 2c0262af | bellard | dc->popl_esp_hack = 0;
|
7772 | 2c0262af | bellard | /* select memory access functions */
|
7773 | 2c0262af | bellard | dc->mem_index = 0;
|
7774 | 2c0262af | bellard | if (flags & HF_SOFTMMU_MASK) {
|
7775 | 2c0262af | bellard | if (dc->cpl == 3) |
7776 | 14ce26e7 | bellard | dc->mem_index = 2 * 4; |
7777 | 2c0262af | bellard | else
|
7778 | 14ce26e7 | bellard | dc->mem_index = 1 * 4; |
7779 | 2c0262af | bellard | } |
7780 | 14ce26e7 | bellard | dc->cpuid_features = env->cpuid_features; |
7781 | 3d7374c5 | bellard | dc->cpuid_ext_features = env->cpuid_ext_features; |
7782 | e771edab | aurel32 | dc->cpuid_ext2_features = env->cpuid_ext2_features; |
7783 | 12e26b75 | bellard | dc->cpuid_ext3_features = env->cpuid_ext3_features; |
7784 | 14ce26e7 | bellard | #ifdef TARGET_X86_64
|
7785 | 14ce26e7 | bellard | dc->lma = (flags >> HF_LMA_SHIFT) & 1;
|
7786 | 14ce26e7 | bellard | dc->code64 = (flags >> HF_CS64_SHIFT) & 1;
|
7787 | 14ce26e7 | bellard | #endif
|
7788 | 7eee2a50 | bellard | dc->flags = flags; |
7789 | a2cc3b24 | bellard | dc->jmp_opt = !(dc->tf || env->singlestep_enabled || |
7790 | a2cc3b24 | bellard | (flags & HF_INHIBIT_IRQ_MASK) |
7791 | 415fa2ea | bellard | #ifndef CONFIG_SOFTMMU
|
7792 | 2c0262af | bellard | || (flags & HF_SOFTMMU_MASK) |
7793 | 2c0262af | bellard | #endif
|
7794 | 2c0262af | bellard | ); |
7795 | 4f31916f | bellard | #if 0
|
7796 | 4f31916f | bellard | /* check addseg logic */
|
7797 | dc196a57 | bellard | if (!dc->addseg && (dc->vm86 || !dc->pe || !dc->code32))
|
7798 | 4f31916f | bellard | printf("ERROR addseg\n");
|
7799 | 4f31916f | bellard | #endif
|
7800 | 4f31916f | bellard | |
7801 | a7812ae4 | pbrook | cpu_T[0] = tcg_temp_new();
|
7802 | a7812ae4 | pbrook | cpu_T[1] = tcg_temp_new();
|
7803 | a7812ae4 | pbrook | cpu_A0 = tcg_temp_new(); |
7804 | a7812ae4 | pbrook | cpu_T3 = tcg_temp_new(); |
7805 | a7812ae4 | pbrook | |
7806 | a7812ae4 | pbrook | cpu_tmp0 = tcg_temp_new(); |
7807 | a7812ae4 | pbrook | cpu_tmp1_i64 = tcg_temp_new_i64(); |
7808 | a7812ae4 | pbrook | cpu_tmp2_i32 = tcg_temp_new_i32(); |
7809 | a7812ae4 | pbrook | cpu_tmp3_i32 = tcg_temp_new_i32(); |
7810 | a7812ae4 | pbrook | cpu_tmp4 = tcg_temp_new(); |
7811 | a7812ae4 | pbrook | cpu_tmp5 = tcg_temp_new(); |
7812 | a7812ae4 | pbrook | cpu_ptr0 = tcg_temp_new_ptr(); |
7813 | a7812ae4 | pbrook | cpu_ptr1 = tcg_temp_new_ptr(); |
7814 | 57fec1fe | bellard | |
7815 | 2c0262af | bellard | gen_opc_end = gen_opc_buf + OPC_MAX_SIZE; |
7816 | 2c0262af | bellard | |
7817 | 2c0262af | bellard | dc->is_jmp = DISAS_NEXT; |
7818 | 2c0262af | bellard | pc_ptr = pc_start; |
7819 | 2c0262af | bellard | lj = -1;
|
7820 | 2e70f6ef | pbrook | num_insns = 0;
|
7821 | 2e70f6ef | pbrook | max_insns = tb->cflags & CF_COUNT_MASK; |
7822 | 2e70f6ef | pbrook | if (max_insns == 0) |
7823 | 2e70f6ef | pbrook | max_insns = CF_COUNT_MASK; |
7824 | 2c0262af | bellard | |
7825 | 2e70f6ef | pbrook | gen_icount_start(); |
7826 | 2c0262af | bellard | for(;;) {
|
7827 | 72cf2d4f | Blue Swirl | if (unlikely(!QTAILQ_EMPTY(&env->breakpoints))) {
|
7828 | 72cf2d4f | Blue Swirl | QTAILQ_FOREACH(bp, &env->breakpoints, entry) { |
7829 | a2397807 | Jan Kiszka | if (bp->pc == pc_ptr &&
|
7830 | a2397807 | Jan Kiszka | !((bp->flags & BP_CPU) && (tb->flags & HF_RF_MASK))) { |
7831 | 2c0262af | bellard | gen_debug(dc, pc_ptr - dc->cs_base); |
7832 | 2c0262af | bellard | break;
|
7833 | 2c0262af | bellard | } |
7834 | 2c0262af | bellard | } |
7835 | 2c0262af | bellard | } |
7836 | 2c0262af | bellard | if (search_pc) {
|
7837 | 2c0262af | bellard | j = gen_opc_ptr - gen_opc_buf; |
7838 | 2c0262af | bellard | if (lj < j) {
|
7839 | 2c0262af | bellard | lj++; |
7840 | 2c0262af | bellard | while (lj < j)
|
7841 | 2c0262af | bellard | gen_opc_instr_start[lj++] = 0;
|
7842 | 2c0262af | bellard | } |
7843 | 14ce26e7 | bellard | gen_opc_pc[lj] = pc_ptr; |
7844 | 2c0262af | bellard | gen_opc_cc_op[lj] = dc->cc_op; |
7845 | 2c0262af | bellard | gen_opc_instr_start[lj] = 1;
|
7846 | 2e70f6ef | pbrook | gen_opc_icount[lj] = num_insns; |
7847 | 2c0262af | bellard | } |
7848 | 2e70f6ef | pbrook | if (num_insns + 1 == max_insns && (tb->cflags & CF_LAST_IO)) |
7849 | 2e70f6ef | pbrook | gen_io_start(); |
7850 | 2e70f6ef | pbrook | |
7851 | 2c0262af | bellard | pc_ptr = disas_insn(dc, pc_ptr); |
7852 | 2e70f6ef | pbrook | num_insns++; |
7853 | 2c0262af | bellard | /* stop translation if indicated */
|
7854 | 2c0262af | bellard | if (dc->is_jmp)
|
7855 | 2c0262af | bellard | break;
|
7856 | 2c0262af | bellard | /* if single step mode, we generate only one instruction and
|
7857 | 2c0262af | bellard | generate an exception */
|
7858 | a2cc3b24 | bellard | /* if irq were inhibited with HF_INHIBIT_IRQ_MASK, we clear
|
7859 | a2cc3b24 | bellard | the flag and abort the translation to give the irqs a
|
7860 | a2cc3b24 | bellard | change to be happen */
|
7861 | 5fafdf24 | ths | if (dc->tf || dc->singlestep_enabled ||
|
7862 | 2e70f6ef | pbrook | (flags & HF_INHIBIT_IRQ_MASK)) { |
7863 | 14ce26e7 | bellard | gen_jmp_im(pc_ptr - dc->cs_base); |
7864 | 2c0262af | bellard | gen_eob(dc); |
7865 | 2c0262af | bellard | break;
|
7866 | 2c0262af | bellard | } |
7867 | 2c0262af | bellard | /* if too long translation, stop generation too */
|
7868 | 2c0262af | bellard | if (gen_opc_ptr >= gen_opc_end ||
|
7869 | 2e70f6ef | pbrook | (pc_ptr - pc_start) >= (TARGET_PAGE_SIZE - 32) ||
|
7870 | 2e70f6ef | pbrook | num_insns >= max_insns) { |
7871 | 14ce26e7 | bellard | gen_jmp_im(pc_ptr - dc->cs_base); |
7872 | 2c0262af | bellard | gen_eob(dc); |
7873 | 2c0262af | bellard | break;
|
7874 | 2c0262af | bellard | } |
7875 | 1b530a6d | aurel32 | if (singlestep) {
|
7876 | 1b530a6d | aurel32 | gen_jmp_im(pc_ptr - dc->cs_base); |
7877 | 1b530a6d | aurel32 | gen_eob(dc); |
7878 | 1b530a6d | aurel32 | break;
|
7879 | 1b530a6d | aurel32 | } |
7880 | 2c0262af | bellard | } |
7881 | 2e70f6ef | pbrook | if (tb->cflags & CF_LAST_IO)
|
7882 | 2e70f6ef | pbrook | gen_io_end(); |
7883 | 2e70f6ef | pbrook | gen_icount_end(tb, num_insns); |
7884 | 2c0262af | bellard | *gen_opc_ptr = INDEX_op_end; |
7885 | 2c0262af | bellard | /* we don't forget to fill the last values */
|
7886 | 2c0262af | bellard | if (search_pc) {
|
7887 | 2c0262af | bellard | j = gen_opc_ptr - gen_opc_buf; |
7888 | 2c0262af | bellard | lj++; |
7889 | 2c0262af | bellard | while (lj <= j)
|
7890 | 2c0262af | bellard | gen_opc_instr_start[lj++] = 0;
|
7891 | 2c0262af | bellard | } |
7892 | 3b46e624 | ths | |
7893 | 2c0262af | bellard | #ifdef DEBUG_DISAS
|
7894 | 93fcfe39 | aliguori | log_cpu_state_mask(CPU_LOG_TB_CPU, env, X86_DUMP_CCOP); |
7895 | 8fec2b8c | aliguori | if (qemu_loglevel_mask(CPU_LOG_TB_IN_ASM)) {
|
7896 | 14ce26e7 | bellard | int disas_flags;
|
7897 | 93fcfe39 | aliguori | qemu_log("----------------\n");
|
7898 | 93fcfe39 | aliguori | qemu_log("IN: %s\n", lookup_symbol(pc_start));
|
7899 | 14ce26e7 | bellard | #ifdef TARGET_X86_64
|
7900 | 14ce26e7 | bellard | if (dc->code64)
|
7901 | 14ce26e7 | bellard | disas_flags = 2;
|
7902 | 14ce26e7 | bellard | else
|
7903 | 14ce26e7 | bellard | #endif
|
7904 | 14ce26e7 | bellard | disas_flags = !dc->code32; |
7905 | 93fcfe39 | aliguori | log_target_disas(pc_start, pc_ptr - pc_start, disas_flags); |
7906 | 93fcfe39 | aliguori | qemu_log("\n");
|
7907 | 2c0262af | bellard | } |
7908 | 2c0262af | bellard | #endif
|
7909 | 2c0262af | bellard | |
7910 | 2e70f6ef | pbrook | if (!search_pc) {
|
7911 | 2c0262af | bellard | tb->size = pc_ptr - pc_start; |
7912 | 2e70f6ef | pbrook | tb->icount = num_insns; |
7913 | 2e70f6ef | pbrook | } |
7914 | 2c0262af | bellard | } |
7915 | 2c0262af | bellard | |
7916 | 2cfc5f17 | ths | void gen_intermediate_code(CPUState *env, TranslationBlock *tb)
|
7917 | 2c0262af | bellard | { |
7918 | 2cfc5f17 | ths | gen_intermediate_code_internal(env, tb, 0);
|
7919 | 2c0262af | bellard | } |
7920 | 2c0262af | bellard | |
7921 | 2cfc5f17 | ths | void gen_intermediate_code_pc(CPUState *env, TranslationBlock *tb)
|
7922 | 2c0262af | bellard | { |
7923 | 2cfc5f17 | ths | gen_intermediate_code_internal(env, tb, 1);
|
7924 | 2c0262af | bellard | } |
7925 | 2c0262af | bellard | |
7926 | d2856f1a | aurel32 | void gen_pc_load(CPUState *env, TranslationBlock *tb,
|
7927 | d2856f1a | aurel32 | unsigned long searched_pc, int pc_pos, void *puc) |
7928 | d2856f1a | aurel32 | { |
7929 | d2856f1a | aurel32 | int cc_op;
|
7930 | d2856f1a | aurel32 | #ifdef DEBUG_DISAS
|
7931 | 8fec2b8c | aliguori | if (qemu_loglevel_mask(CPU_LOG_TB_OP)) {
|
7932 | d2856f1a | aurel32 | int i;
|
7933 | 93fcfe39 | aliguori | qemu_log("RESTORE:\n");
|
7934 | d2856f1a | aurel32 | for(i = 0;i <= pc_pos; i++) { |
7935 | d2856f1a | aurel32 | if (gen_opc_instr_start[i]) {
|
7936 | 93fcfe39 | aliguori | qemu_log("0x%04x: " TARGET_FMT_lx "\n", i, gen_opc_pc[i]); |
7937 | d2856f1a | aurel32 | } |
7938 | d2856f1a | aurel32 | } |
7939 | 93fcfe39 | aliguori | qemu_log("spc=0x%08lx pc_pos=0x%x eip=" TARGET_FMT_lx " cs_base=%x\n", |
7940 | d2856f1a | aurel32 | searched_pc, pc_pos, gen_opc_pc[pc_pos] - tb->cs_base, |
7941 | d2856f1a | aurel32 | (uint32_t)tb->cs_base); |
7942 | d2856f1a | aurel32 | } |
7943 | d2856f1a | aurel32 | #endif
|
7944 | d2856f1a | aurel32 | env->eip = gen_opc_pc[pc_pos] - tb->cs_base; |
7945 | d2856f1a | aurel32 | cc_op = gen_opc_cc_op[pc_pos]; |
7946 | d2856f1a | aurel32 | if (cc_op != CC_OP_DYNAMIC)
|
7947 | d2856f1a | aurel32 | env->cc_op = cc_op; |
7948 | d2856f1a | aurel32 | } |