Revision 2f937732 gdbstub.c
| b/gdbstub.c | ||
|---|---|---|
| 558 | 558 |
|
| 559 | 559 |
#elif defined (TARGET_SH4) |
| 560 | 560 |
|
| 561 |
/* Hint: Use "set architecture sh4" in GDB to see fpu registers */ |
|
| 562 |
/* FIXME: We should use XML for this. */ |
|
| 561 |
#include "target-sh4/gdbstub.c" |
|
| 563 | 562 |
|
| 564 |
static int cpu_gdb_read_register(CPUSH4State *env, uint8_t *mem_buf, int n) |
|
| 565 |
{
|
|
| 566 |
switch (n) {
|
|
| 567 |
case 0 ... 7: |
|
| 568 |
if ((env->sr & (SR_MD | SR_RB)) == (SR_MD | SR_RB)) {
|
|
| 569 |
GET_REGL(env->gregs[n + 16]); |
|
| 570 |
} else {
|
|
| 571 |
GET_REGL(env->gregs[n]); |
|
| 572 |
} |
|
| 573 |
case 8 ... 15: |
|
| 574 |
GET_REGL(env->gregs[n]); |
|
| 575 |
case 16: |
|
| 576 |
GET_REGL(env->pc); |
|
| 577 |
case 17: |
|
| 578 |
GET_REGL(env->pr); |
|
| 579 |
case 18: |
|
| 580 |
GET_REGL(env->gbr); |
|
| 581 |
case 19: |
|
| 582 |
GET_REGL(env->vbr); |
|
| 583 |
case 20: |
|
| 584 |
GET_REGL(env->mach); |
|
| 585 |
case 21: |
|
| 586 |
GET_REGL(env->macl); |
|
| 587 |
case 22: |
|
| 588 |
GET_REGL(env->sr); |
|
| 589 |
case 23: |
|
| 590 |
GET_REGL(env->fpul); |
|
| 591 |
case 24: |
|
| 592 |
GET_REGL(env->fpscr); |
|
| 593 |
case 25 ... 40: |
|
| 594 |
if (env->fpscr & FPSCR_FR) {
|
|
| 595 |
stfl_p(mem_buf, env->fregs[n - 9]); |
|
| 596 |
} else {
|
|
| 597 |
stfl_p(mem_buf, env->fregs[n - 25]); |
|
| 598 |
} |
|
| 599 |
return 4; |
|
| 600 |
case 41: |
|
| 601 |
GET_REGL(env->ssr); |
|
| 602 |
case 42: |
|
| 603 |
GET_REGL(env->spc); |
|
| 604 |
case 43 ... 50: |
|
| 605 |
GET_REGL(env->gregs[n - 43]); |
|
| 606 |
case 51 ... 58: |
|
| 607 |
GET_REGL(env->gregs[n - (51 - 16)]); |
|
| 608 |
} |
|
| 609 |
|
|
| 610 |
return 0; |
|
| 611 |
} |
|
| 612 |
|
|
| 613 |
static int cpu_gdb_write_register(CPUSH4State *env, uint8_t *mem_buf, int n) |
|
| 614 |
{
|
|
| 615 |
switch (n) {
|
|
| 616 |
case 0 ... 7: |
|
| 617 |
if ((env->sr & (SR_MD | SR_RB)) == (SR_MD | SR_RB)) {
|
|
| 618 |
env->gregs[n + 16] = ldl_p(mem_buf); |
|
| 619 |
} else {
|
|
| 620 |
env->gregs[n] = ldl_p(mem_buf); |
|
| 621 |
} |
|
| 622 |
break; |
|
| 623 |
case 8 ... 15: |
|
| 624 |
env->gregs[n] = ldl_p(mem_buf); |
|
| 625 |
break; |
|
| 626 |
case 16: |
|
| 627 |
env->pc = ldl_p(mem_buf); |
|
| 628 |
break; |
|
| 629 |
case 17: |
|
| 630 |
env->pr = ldl_p(mem_buf); |
|
| 631 |
break; |
|
| 632 |
case 18: |
|
| 633 |
env->gbr = ldl_p(mem_buf); |
|
| 634 |
break; |
|
| 635 |
case 19: |
|
| 636 |
env->vbr = ldl_p(mem_buf); |
|
| 637 |
break; |
|
| 638 |
case 20: |
|
| 639 |
env->mach = ldl_p(mem_buf); |
|
| 640 |
break; |
|
| 641 |
case 21: |
|
| 642 |
env->macl = ldl_p(mem_buf); |
|
| 643 |
break; |
|
| 644 |
case 22: |
|
| 645 |
env->sr = ldl_p(mem_buf); |
|
| 646 |
break; |
|
| 647 |
case 23: |
|
| 648 |
env->fpul = ldl_p(mem_buf); |
|
| 649 |
break; |
|
| 650 |
case 24: |
|
| 651 |
env->fpscr = ldl_p(mem_buf); |
|
| 652 |
break; |
|
| 653 |
case 25 ... 40: |
|
| 654 |
if (env->fpscr & FPSCR_FR) {
|
|
| 655 |
env->fregs[n - 9] = ldfl_p(mem_buf); |
|
| 656 |
} else {
|
|
| 657 |
env->fregs[n - 25] = ldfl_p(mem_buf); |
|
| 658 |
} |
|
| 659 |
break; |
|
| 660 |
case 41: |
|
| 661 |
env->ssr = ldl_p(mem_buf); |
|
| 662 |
break; |
|
| 663 |
case 42: |
|
| 664 |
env->spc = ldl_p(mem_buf); |
|
| 665 |
break; |
|
| 666 |
case 43 ... 50: |
|
| 667 |
env->gregs[n - 43] = ldl_p(mem_buf); |
|
| 668 |
break; |
|
| 669 |
case 51 ... 58: |
|
| 670 |
env->gregs[n - (51 - 16)] = ldl_p(mem_buf); |
|
| 671 |
break; |
|
| 672 |
default: |
|
| 673 |
return 0; |
|
| 674 |
} |
|
| 675 |
|
|
| 676 |
return 4; |
|
| 677 |
} |
|
| 678 | 563 |
#elif defined (TARGET_MICROBLAZE) |
| 679 | 564 |
|
| 680 | 565 |
static int cpu_gdb_read_register(CPUMBState *env, uint8_t *mem_buf, int n) |
Also available in: Unified diff