Statistics
| Branch: | Revision:

root / target-mips @ 30c0c76c

Name Size
TODO 1.9 kB
cpu.h 18.1 kB
exec.h 2.7 kB
helper.c 20.7 kB
helper.h 8.4 kB
machine.c 10.6 kB
mips-defs.h 1.8 kB
op_helper.c 93 kB
translate.c 284.2 kB
translate_init.c 21.2 kB

Latest revisions

# Date Author Comment
c36bbb28 02/06/2010 06:23 pm Aurelien Jarno

target-mips: don't call cpu_loop_exit() from helper.c

In helper.c AREG0 may not correspond do env, so it's not possible to
call cpu_loop_exit() here. Call it from op_helper.c instead.

Signed-off-by: Aurelien Jarno <>
49a945a3 01/20/2010 12:31 am Paolo Bonzini

kill regs_to_env and env_to_regs

Signed-off-by: Paolo Bonzini <>
Signed-off-by: Anthony Liguori <>
ab3aee26 12/17/2009 01:28 am Stefan Weil

target-mips: No MIPS16 support for 4Kc, 4KEc cores

Fix regression introduced by d19954f46dfc262612c30e9534e660e953049487.

4Kc and 4KEc don't support MIPS16.

Signed-off-by: Stefan Weil <>
Signed-off-by: Aurelien Jarno <>
73642f5b 12/16/2009 07:20 pm Stefan Weil

target-mips: 4Kc, 4KEc cores do not support MIPS16

4Kc, 4KEc cores do not support MIPS16, so not only the
CP0_Config1 had to be fixed (see previous patch),
but also MIPS16 instructions must not be executed.

(Hint from Nathan Froyd, thanks).

Signed-off-by: Stefan Weil <>...
91a75935 12/13/2009 10:01 pm Nathan Froyd

target-mips: fix user-mode emulation startup

Running programs with the MIPS user-mode emulator fails during dynamic
loading, as floating-point instructions are not enabled in in
env->hflags. Move the code for doing so from fpu_init to cpu_reset so
the MIPS_HFLAG_{FPU,F64} setting doesn't get clobbered by cpu_reset...
6ea219d0 12/13/2009 09:20 pm Nathan Froyd

target-mips: add enums for MIPS16 opcodes

Signed-off-by: Nathan Froyd <>
Signed-off-by: Aurelien Jarno <>
364d4831 12/13/2009 09:20 pm Nathan Froyd

target-mips: add mips16 instruction decoding

There's no good way to add this incrementally, so we do it all at once.
The only changes to shared code are in handle_delay_slot. We need to
flip ISAMode when doing a jump-and-exchange. We also need to set
ISAMode the low bit of the target address for jump-to-register....
9da53be7 12/13/2009 09:20 pm Nathan Froyd

target-mips: add copyright notice for mips16 work

Also cross off mips16 ASE in TODO.

Signed-off-by: Nathan Froyd <>
Signed-off-by: Aurelien Jarno <>
d19954f4 12/13/2009 09:20 pm Nathan Froyd

target-mips: set Config1.CA for MIPS16-aware CPUs

Signed-off-by: Nathan Froyd <>
Signed-off-by: Aurelien Jarno <>
c9602061 12/13/2009 09:20 pm Nathan Froyd

target-mips: split out delay slot handling

Move delay slot handling to common code whose invocation can be
controlled from gen_intermediate_code_internal.

Signed-off-by: Nathan Froyd <>
Signed-off-by: Aurelien Jarno <>

View revisions

Also available in: Atom