root / tcg / tcg-opc.h @ 32d98fbd
History | View | Annotate | Download (8.9 kB)
1 |
/*
|
---|---|
2 |
* Tiny Code Generator for QEMU
|
3 |
*
|
4 |
* Copyright (c) 2008 Fabrice Bellard
|
5 |
*
|
6 |
* Permission is hereby granted, free of charge, to any person obtaining a copy
|
7 |
* of this software and associated documentation files (the "Software"), to deal
|
8 |
* in the Software without restriction, including without limitation the rights
|
9 |
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
10 |
* copies of the Software, and to permit persons to whom the Software is
|
11 |
* furnished to do so, subject to the following conditions:
|
12 |
*
|
13 |
* The above copyright notice and this permission notice shall be included in
|
14 |
* all copies or substantial portions of the Software.
|
15 |
*
|
16 |
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
17 |
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
18 |
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
19 |
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
20 |
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
21 |
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
22 |
* THE SOFTWARE.
|
23 |
*/
|
24 |
#ifndef DEF2
|
25 |
#define DEF2(name, oargs, iargs, cargs, flags) DEF(name, oargs + iargs + cargs, 0) |
26 |
#endif
|
27 |
|
28 |
/* predefined ops */
|
29 |
DEF2(end, 0, 0, 0, 0) /* must be kept first */ |
30 |
DEF2(nop, 0, 0, 0, 0) |
31 |
DEF2(nop1, 0, 0, 1, 0) |
32 |
DEF2(nop2, 0, 0, 2, 0) |
33 |
DEF2(nop3, 0, 0, 3, 0) |
34 |
DEF2(nopn, 0, 0, 1, 0) /* variable number of parameters */ |
35 |
|
36 |
DEF2(discard, 1, 0, 0, 0) |
37 |
|
38 |
DEF2(set_label, 0, 0, 1, 0) |
39 |
DEF2(call, 0, 1, 2, TCG_OPF_SIDE_EFFECTS) /* variable number of parameters */ |
40 |
DEF2(jmp, 0, 1, 0, TCG_OPF_BB_END | TCG_OPF_SIDE_EFFECTS) |
41 |
DEF2(br, 0, 0, 1, TCG_OPF_BB_END | TCG_OPF_SIDE_EFFECTS) |
42 |
|
43 |
DEF2(mov_i32, 1, 1, 0, 0) |
44 |
DEF2(movi_i32, 1, 0, 1, 0) |
45 |
DEF2(setcond_i32, 1, 2, 1, 0) |
46 |
/* load/store */
|
47 |
DEF2(ld8u_i32, 1, 1, 1, 0) |
48 |
DEF2(ld8s_i32, 1, 1, 1, 0) |
49 |
DEF2(ld16u_i32, 1, 1, 1, 0) |
50 |
DEF2(ld16s_i32, 1, 1, 1, 0) |
51 |
DEF2(ld_i32, 1, 1, 1, 0) |
52 |
DEF2(st8_i32, 0, 2, 1, TCG_OPF_SIDE_EFFECTS) |
53 |
DEF2(st16_i32, 0, 2, 1, TCG_OPF_SIDE_EFFECTS) |
54 |
DEF2(st_i32, 0, 2, 1, TCG_OPF_SIDE_EFFECTS) |
55 |
/* arith */
|
56 |
DEF2(add_i32, 1, 2, 0, 0) |
57 |
DEF2(sub_i32, 1, 2, 0, 0) |
58 |
DEF2(mul_i32, 1, 2, 0, 0) |
59 |
#ifdef TCG_TARGET_HAS_div_i32
|
60 |
DEF2(div_i32, 1, 2, 0, 0) |
61 |
DEF2(divu_i32, 1, 2, 0, 0) |
62 |
DEF2(rem_i32, 1, 2, 0, 0) |
63 |
DEF2(remu_i32, 1, 2, 0, 0) |
64 |
#endif
|
65 |
#ifdef TCG_TARGET_HAS_div2_i32
|
66 |
DEF2(div2_i32, 2, 3, 0, 0) |
67 |
DEF2(divu2_i32, 2, 3, 0, 0) |
68 |
#endif
|
69 |
DEF2(and_i32, 1, 2, 0, 0) |
70 |
DEF2(or_i32, 1, 2, 0, 0) |
71 |
DEF2(xor_i32, 1, 2, 0, 0) |
72 |
/* shifts/rotates */
|
73 |
DEF2(shl_i32, 1, 2, 0, 0) |
74 |
DEF2(shr_i32, 1, 2, 0, 0) |
75 |
DEF2(sar_i32, 1, 2, 0, 0) |
76 |
#ifdef TCG_TARGET_HAS_rot_i32
|
77 |
DEF2(rotl_i32, 1, 2, 0, 0) |
78 |
DEF2(rotr_i32, 1, 2, 0, 0) |
79 |
#endif
|
80 |
|
81 |
DEF2(brcond_i32, 0, 2, 2, TCG_OPF_BB_END | TCG_OPF_SIDE_EFFECTS) |
82 |
#if TCG_TARGET_REG_BITS == 32 |
83 |
DEF2(add2_i32, 2, 4, 0, 0) |
84 |
DEF2(sub2_i32, 2, 4, 0, 0) |
85 |
DEF2(brcond2_i32, 0, 4, 2, TCG_OPF_BB_END | TCG_OPF_SIDE_EFFECTS) |
86 |
DEF2(mulu2_i32, 2, 2, 0, 0) |
87 |
DEF2(setcond2_i32, 1, 4, 1, 0) |
88 |
#endif
|
89 |
#ifdef TCG_TARGET_HAS_ext8s_i32
|
90 |
DEF2(ext8s_i32, 1, 1, 0, 0) |
91 |
#endif
|
92 |
#ifdef TCG_TARGET_HAS_ext16s_i32
|
93 |
DEF2(ext16s_i32, 1, 1, 0, 0) |
94 |
#endif
|
95 |
#ifdef TCG_TARGET_HAS_ext8u_i32
|
96 |
DEF2(ext8u_i32, 1, 1, 0, 0) |
97 |
#endif
|
98 |
#ifdef TCG_TARGET_HAS_ext16u_i32
|
99 |
DEF2(ext16u_i32, 1, 1, 0, 0) |
100 |
#endif
|
101 |
#ifdef TCG_TARGET_HAS_bswap16_i32
|
102 |
DEF2(bswap16_i32, 1, 1, 0, 0) |
103 |
#endif
|
104 |
#ifdef TCG_TARGET_HAS_bswap32_i32
|
105 |
DEF2(bswap32_i32, 1, 1, 0, 0) |
106 |
#endif
|
107 |
#ifdef TCG_TARGET_HAS_not_i32
|
108 |
DEF2(not_i32, 1, 1, 0, 0) |
109 |
#endif
|
110 |
#ifdef TCG_TARGET_HAS_neg_i32
|
111 |
DEF2(neg_i32, 1, 1, 0, 0) |
112 |
#endif
|
113 |
#ifdef TCG_TARGET_HAS_andc_i32
|
114 |
DEF2(andc_i32, 1, 2, 0, 0) |
115 |
#endif
|
116 |
#ifdef TCG_TARGET_HAS_orc_i32
|
117 |
DEF2(orc_i32, 1, 2, 0, 0) |
118 |
#endif
|
119 |
#ifdef TCG_TARGET_HAS_eqv_i32
|
120 |
DEF2(eqv_i32, 1, 2, 0, 0) |
121 |
#endif
|
122 |
#ifdef TCG_TARGET_HAS_nand_i32
|
123 |
DEF2(nand_i32, 1, 2, 0, 0) |
124 |
#endif
|
125 |
#ifdef TCG_TARGET_HAS_nor_i32
|
126 |
DEF2(nor_i32, 1, 2, 0, 0) |
127 |
#endif
|
128 |
|
129 |
#if TCG_TARGET_REG_BITS == 64 |
130 |
DEF2(mov_i64, 1, 1, 0, 0) |
131 |
DEF2(movi_i64, 1, 0, 1, 0) |
132 |
DEF2(setcond_i64, 1, 2, 1, 0) |
133 |
/* load/store */
|
134 |
DEF2(ld8u_i64, 1, 1, 1, 0) |
135 |
DEF2(ld8s_i64, 1, 1, 1, 0) |
136 |
DEF2(ld16u_i64, 1, 1, 1, 0) |
137 |
DEF2(ld16s_i64, 1, 1, 1, 0) |
138 |
DEF2(ld32u_i64, 1, 1, 1, 0) |
139 |
DEF2(ld32s_i64, 1, 1, 1, 0) |
140 |
DEF2(ld_i64, 1, 1, 1, 0) |
141 |
DEF2(st8_i64, 0, 2, 1, TCG_OPF_SIDE_EFFECTS) |
142 |
DEF2(st16_i64, 0, 2, 1, TCG_OPF_SIDE_EFFECTS) |
143 |
DEF2(st32_i64, 0, 2, 1, TCG_OPF_SIDE_EFFECTS) |
144 |
DEF2(st_i64, 0, 2, 1, TCG_OPF_SIDE_EFFECTS) |
145 |
/* arith */
|
146 |
DEF2(add_i64, 1, 2, 0, 0) |
147 |
DEF2(sub_i64, 1, 2, 0, 0) |
148 |
DEF2(mul_i64, 1, 2, 0, 0) |
149 |
#ifdef TCG_TARGET_HAS_div_i64
|
150 |
DEF2(div_i64, 1, 2, 0, 0) |
151 |
DEF2(divu_i64, 1, 2, 0, 0) |
152 |
DEF2(rem_i64, 1, 2, 0, 0) |
153 |
DEF2(remu_i64, 1, 2, 0, 0) |
154 |
#endif
|
155 |
#ifdef TCG_TARGET_HAS_div2_i64
|
156 |
DEF2(div2_i64, 2, 3, 0, 0) |
157 |
DEF2(divu2_i64, 2, 3, 0, 0) |
158 |
#endif
|
159 |
DEF2(and_i64, 1, 2, 0, 0) |
160 |
DEF2(or_i64, 1, 2, 0, 0) |
161 |
DEF2(xor_i64, 1, 2, 0, 0) |
162 |
/* shifts/rotates */
|
163 |
DEF2(shl_i64, 1, 2, 0, 0) |
164 |
DEF2(shr_i64, 1, 2, 0, 0) |
165 |
DEF2(sar_i64, 1, 2, 0, 0) |
166 |
#ifdef TCG_TARGET_HAS_rot_i64
|
167 |
DEF2(rotl_i64, 1, 2, 0, 0) |
168 |
DEF2(rotr_i64, 1, 2, 0, 0) |
169 |
#endif
|
170 |
|
171 |
DEF2(brcond_i64, 0, 2, 2, TCG_OPF_BB_END | TCG_OPF_SIDE_EFFECTS) |
172 |
#ifdef TCG_TARGET_HAS_ext8s_i64
|
173 |
DEF2(ext8s_i64, 1, 1, 0, 0) |
174 |
#endif
|
175 |
#ifdef TCG_TARGET_HAS_ext16s_i64
|
176 |
DEF2(ext16s_i64, 1, 1, 0, 0) |
177 |
#endif
|
178 |
#ifdef TCG_TARGET_HAS_ext32s_i64
|
179 |
DEF2(ext32s_i64, 1, 1, 0, 0) |
180 |
#endif
|
181 |
#ifdef TCG_TARGET_HAS_ext8u_i64
|
182 |
DEF2(ext8u_i64, 1, 1, 0, 0) |
183 |
#endif
|
184 |
#ifdef TCG_TARGET_HAS_ext16u_i64
|
185 |
DEF2(ext16u_i64, 1, 1, 0, 0) |
186 |
#endif
|
187 |
#ifdef TCG_TARGET_HAS_ext32u_i64
|
188 |
DEF2(ext32u_i64, 1, 1, 0, 0) |
189 |
#endif
|
190 |
#ifdef TCG_TARGET_HAS_bswap16_i64
|
191 |
DEF2(bswap16_i64, 1, 1, 0, 0) |
192 |
#endif
|
193 |
#ifdef TCG_TARGET_HAS_bswap32_i64
|
194 |
DEF2(bswap32_i64, 1, 1, 0, 0) |
195 |
#endif
|
196 |
#ifdef TCG_TARGET_HAS_bswap64_i64
|
197 |
DEF2(bswap64_i64, 1, 1, 0, 0) |
198 |
#endif
|
199 |
#ifdef TCG_TARGET_HAS_not_i64
|
200 |
DEF2(not_i64, 1, 1, 0, 0) |
201 |
#endif
|
202 |
#ifdef TCG_TARGET_HAS_neg_i64
|
203 |
DEF2(neg_i64, 1, 1, 0, 0) |
204 |
#endif
|
205 |
#ifdef TCG_TARGET_HAS_andc_i64
|
206 |
DEF2(andc_i64, 1, 2, 0, 0) |
207 |
#endif
|
208 |
#ifdef TCG_TARGET_HAS_orc_i64
|
209 |
DEF2(orc_i64, 1, 2, 0, 0) |
210 |
#endif
|
211 |
#ifdef TCG_TARGET_HAS_eqv_i64
|
212 |
DEF2(eqv_i64, 1, 2, 0, 0) |
213 |
#endif
|
214 |
#ifdef TCG_TARGET_HAS_nand_i64
|
215 |
DEF2(nand_i64, 1, 2, 0, 0) |
216 |
#endif
|
217 |
#ifdef TCG_TARGET_HAS_nor_i64
|
218 |
DEF2(nor_i64, 1, 2, 0, 0) |
219 |
#endif
|
220 |
#endif
|
221 |
|
222 |
/* QEMU specific */
|
223 |
#if TARGET_LONG_BITS > TCG_TARGET_REG_BITS
|
224 |
DEF2(debug_insn_start, 0, 0, 2, 0) |
225 |
#else
|
226 |
DEF2(debug_insn_start, 0, 0, 1, 0) |
227 |
#endif
|
228 |
DEF2(exit_tb, 0, 0, 1, TCG_OPF_BB_END | TCG_OPF_SIDE_EFFECTS) |
229 |
DEF2(goto_tb, 0, 0, 1, TCG_OPF_BB_END | TCG_OPF_SIDE_EFFECTS) |
230 |
/* Note: even if TARGET_LONG_BITS is not defined, the INDEX_op
|
231 |
constants must be defined */
|
232 |
#if TCG_TARGET_REG_BITS == 32 |
233 |
#if TARGET_LONG_BITS == 32 |
234 |
DEF2(qemu_ld8u, 1, 1, 1, TCG_OPF_CALL_CLOBBER | TCG_OPF_SIDE_EFFECTS) |
235 |
#else
|
236 |
DEF2(qemu_ld8u, 1, 2, 1, TCG_OPF_CALL_CLOBBER | TCG_OPF_SIDE_EFFECTS) |
237 |
#endif
|
238 |
#if TARGET_LONG_BITS == 32 |
239 |
DEF2(qemu_ld8s, 1, 1, 1, TCG_OPF_CALL_CLOBBER | TCG_OPF_SIDE_EFFECTS) |
240 |
#else
|
241 |
DEF2(qemu_ld8s, 1, 2, 1, TCG_OPF_CALL_CLOBBER | TCG_OPF_SIDE_EFFECTS) |
242 |
#endif
|
243 |
#if TARGET_LONG_BITS == 32 |
244 |
DEF2(qemu_ld16u, 1, 1, 1, TCG_OPF_CALL_CLOBBER | TCG_OPF_SIDE_EFFECTS) |
245 |
#else
|
246 |
DEF2(qemu_ld16u, 1, 2, 1, TCG_OPF_CALL_CLOBBER | TCG_OPF_SIDE_EFFECTS) |
247 |
#endif
|
248 |
#if TARGET_LONG_BITS == 32 |
249 |
DEF2(qemu_ld16s, 1, 1, 1, TCG_OPF_CALL_CLOBBER | TCG_OPF_SIDE_EFFECTS) |
250 |
#else
|
251 |
DEF2(qemu_ld16s, 1, 2, 1, TCG_OPF_CALL_CLOBBER | TCG_OPF_SIDE_EFFECTS) |
252 |
#endif
|
253 |
#if TARGET_LONG_BITS == 32 |
254 |
DEF2(qemu_ld32u, 1, 1, 1, TCG_OPF_CALL_CLOBBER | TCG_OPF_SIDE_EFFECTS) |
255 |
#else
|
256 |
DEF2(qemu_ld32u, 1, 2, 1, TCG_OPF_CALL_CLOBBER | TCG_OPF_SIDE_EFFECTS) |
257 |
#endif
|
258 |
#if TARGET_LONG_BITS == 32 |
259 |
DEF2(qemu_ld64, 2, 1, 1, TCG_OPF_CALL_CLOBBER | TCG_OPF_SIDE_EFFECTS) |
260 |
#else
|
261 |
DEF2(qemu_ld64, 2, 2, 1, TCG_OPF_CALL_CLOBBER | TCG_OPF_SIDE_EFFECTS) |
262 |
#endif
|
263 |
|
264 |
#if TARGET_LONG_BITS == 32 |
265 |
DEF2(qemu_st8, 0, 2, 1, TCG_OPF_CALL_CLOBBER | TCG_OPF_SIDE_EFFECTS) |
266 |
#else
|
267 |
DEF2(qemu_st8, 0, 3, 1, TCG_OPF_CALL_CLOBBER | TCG_OPF_SIDE_EFFECTS) |
268 |
#endif
|
269 |
#if TARGET_LONG_BITS == 32 |
270 |
DEF2(qemu_st16, 0, 2, 1, TCG_OPF_CALL_CLOBBER | TCG_OPF_SIDE_EFFECTS) |
271 |
#else
|
272 |
DEF2(qemu_st16, 0, 3, 1, TCG_OPF_CALL_CLOBBER | TCG_OPF_SIDE_EFFECTS) |
273 |
#endif
|
274 |
#if TARGET_LONG_BITS == 32 |
275 |
DEF2(qemu_st32, 0, 2, 1, TCG_OPF_CALL_CLOBBER | TCG_OPF_SIDE_EFFECTS) |
276 |
#else
|
277 |
DEF2(qemu_st32, 0, 3, 1, TCG_OPF_CALL_CLOBBER | TCG_OPF_SIDE_EFFECTS) |
278 |
#endif
|
279 |
#if TARGET_LONG_BITS == 32 |
280 |
DEF2(qemu_st64, 0, 3, 1, TCG_OPF_CALL_CLOBBER | TCG_OPF_SIDE_EFFECTS) |
281 |
#else
|
282 |
DEF2(qemu_st64, 0, 4, 1, TCG_OPF_CALL_CLOBBER | TCG_OPF_SIDE_EFFECTS) |
283 |
#endif
|
284 |
|
285 |
#else /* TCG_TARGET_REG_BITS == 32 */ |
286 |
|
287 |
DEF2(qemu_ld8u, 1, 1, 1, TCG_OPF_CALL_CLOBBER | TCG_OPF_SIDE_EFFECTS) |
288 |
DEF2(qemu_ld8s, 1, 1, 1, TCG_OPF_CALL_CLOBBER | TCG_OPF_SIDE_EFFECTS) |
289 |
DEF2(qemu_ld16u, 1, 1, 1, TCG_OPF_CALL_CLOBBER | TCG_OPF_SIDE_EFFECTS) |
290 |
DEF2(qemu_ld16s, 1, 1, 1, TCG_OPF_CALL_CLOBBER | TCG_OPF_SIDE_EFFECTS) |
291 |
DEF2(qemu_ld32u, 1, 1, 1, TCG_OPF_CALL_CLOBBER | TCG_OPF_SIDE_EFFECTS) |
292 |
DEF2(qemu_ld32s, 1, 1, 1, TCG_OPF_CALL_CLOBBER | TCG_OPF_SIDE_EFFECTS) |
293 |
DEF2(qemu_ld64, 1, 1, 1, TCG_OPF_CALL_CLOBBER | TCG_OPF_SIDE_EFFECTS) |
294 |
|
295 |
DEF2(qemu_st8, 0, 2, 1, TCG_OPF_CALL_CLOBBER | TCG_OPF_SIDE_EFFECTS) |
296 |
DEF2(qemu_st16, 0, 2, 1, TCG_OPF_CALL_CLOBBER | TCG_OPF_SIDE_EFFECTS) |
297 |
DEF2(qemu_st32, 0, 2, 1, TCG_OPF_CALL_CLOBBER | TCG_OPF_SIDE_EFFECTS) |
298 |
DEF2(qemu_st64, 0, 2, 1, TCG_OPF_CALL_CLOBBER | TCG_OPF_SIDE_EFFECTS) |
299 |
|
300 |
#endif /* TCG_TARGET_REG_BITS != 32 */ |
301 |
|
302 |
#undef DEF2
|