root / target-mips / op.c @ 34ae7b51
History | View | Annotate | Download (63.3 kB)
1 |
/*
|
---|---|
2 |
* MIPS emulation micro-operations for qemu.
|
3 |
*
|
4 |
* Copyright (c) 2004-2005 Jocelyn Mayer
|
5 |
* Copyright (c) 2006 Marius Groeger (FPU operations)
|
6 |
*
|
7 |
* This library is free software; you can redistribute it and/or
|
8 |
* modify it under the terms of the GNU Lesser General Public
|
9 |
* License as published by the Free Software Foundation; either
|
10 |
* version 2 of the License, or (at your option) any later version.
|
11 |
*
|
12 |
* This library is distributed in the hope that it will be useful,
|
13 |
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
14 |
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
15 |
* Lesser General Public License for more details.
|
16 |
*
|
17 |
* You should have received a copy of the GNU Lesser General Public
|
18 |
* License along with this library; if not, write to the Free Software
|
19 |
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
20 |
*/
|
21 |
|
22 |
#include "config.h" |
23 |
#include "exec.h" |
24 |
|
25 |
#ifndef CALL_FROM_TB0
|
26 |
#define CALL_FROM_TB0(func) func()
|
27 |
#endif
|
28 |
#ifndef CALL_FROM_TB1
|
29 |
#define CALL_FROM_TB1(func, arg0) func(arg0)
|
30 |
#endif
|
31 |
#ifndef CALL_FROM_TB1_CONST16
|
32 |
#define CALL_FROM_TB1_CONST16(func, arg0) CALL_FROM_TB1(func, arg0)
|
33 |
#endif
|
34 |
#ifndef CALL_FROM_TB2
|
35 |
#define CALL_FROM_TB2(func, arg0, arg1) func(arg0, arg1)
|
36 |
#endif
|
37 |
#ifndef CALL_FROM_TB2_CONST16
|
38 |
#define CALL_FROM_TB2_CONST16(func, arg0, arg1) \
|
39 |
CALL_FROM_TB2(func, arg0, arg1) |
40 |
#endif
|
41 |
#ifndef CALL_FROM_TB3
|
42 |
#define CALL_FROM_TB3(func, arg0, arg1, arg2) func(arg0, arg1, arg2)
|
43 |
#endif
|
44 |
#ifndef CALL_FROM_TB4
|
45 |
#define CALL_FROM_TB4(func, arg0, arg1, arg2, arg3) \
|
46 |
func(arg0, arg1, arg2, arg3) |
47 |
#endif
|
48 |
|
49 |
#define REG 1 |
50 |
#include "op_template.c" |
51 |
#undef REG
|
52 |
#define REG 2 |
53 |
#include "op_template.c" |
54 |
#undef REG
|
55 |
#define REG 3 |
56 |
#include "op_template.c" |
57 |
#undef REG
|
58 |
#define REG 4 |
59 |
#include "op_template.c" |
60 |
#undef REG
|
61 |
#define REG 5 |
62 |
#include "op_template.c" |
63 |
#undef REG
|
64 |
#define REG 6 |
65 |
#include "op_template.c" |
66 |
#undef REG
|
67 |
#define REG 7 |
68 |
#include "op_template.c" |
69 |
#undef REG
|
70 |
#define REG 8 |
71 |
#include "op_template.c" |
72 |
#undef REG
|
73 |
#define REG 9 |
74 |
#include "op_template.c" |
75 |
#undef REG
|
76 |
#define REG 10 |
77 |
#include "op_template.c" |
78 |
#undef REG
|
79 |
#define REG 11 |
80 |
#include "op_template.c" |
81 |
#undef REG
|
82 |
#define REG 12 |
83 |
#include "op_template.c" |
84 |
#undef REG
|
85 |
#define REG 13 |
86 |
#include "op_template.c" |
87 |
#undef REG
|
88 |
#define REG 14 |
89 |
#include "op_template.c" |
90 |
#undef REG
|
91 |
#define REG 15 |
92 |
#include "op_template.c" |
93 |
#undef REG
|
94 |
#define REG 16 |
95 |
#include "op_template.c" |
96 |
#undef REG
|
97 |
#define REG 17 |
98 |
#include "op_template.c" |
99 |
#undef REG
|
100 |
#define REG 18 |
101 |
#include "op_template.c" |
102 |
#undef REG
|
103 |
#define REG 19 |
104 |
#include "op_template.c" |
105 |
#undef REG
|
106 |
#define REG 20 |
107 |
#include "op_template.c" |
108 |
#undef REG
|
109 |
#define REG 21 |
110 |
#include "op_template.c" |
111 |
#undef REG
|
112 |
#define REG 22 |
113 |
#include "op_template.c" |
114 |
#undef REG
|
115 |
#define REG 23 |
116 |
#include "op_template.c" |
117 |
#undef REG
|
118 |
#define REG 24 |
119 |
#include "op_template.c" |
120 |
#undef REG
|
121 |
#define REG 25 |
122 |
#include "op_template.c" |
123 |
#undef REG
|
124 |
#define REG 26 |
125 |
#include "op_template.c" |
126 |
#undef REG
|
127 |
#define REG 27 |
128 |
#include "op_template.c" |
129 |
#undef REG
|
130 |
#define REG 28 |
131 |
#include "op_template.c" |
132 |
#undef REG
|
133 |
#define REG 29 |
134 |
#include "op_template.c" |
135 |
#undef REG
|
136 |
#define REG 30 |
137 |
#include "op_template.c" |
138 |
#undef REG
|
139 |
#define REG 31 |
140 |
#include "op_template.c" |
141 |
#undef REG
|
142 |
|
143 |
#define TN
|
144 |
#include "op_template.c" |
145 |
#undef TN
|
146 |
|
147 |
#define FREG 0 |
148 |
#include "fop_template.c" |
149 |
#undef FREG
|
150 |
#define FREG 1 |
151 |
#include "fop_template.c" |
152 |
#undef FREG
|
153 |
#define FREG 2 |
154 |
#include "fop_template.c" |
155 |
#undef FREG
|
156 |
#define FREG 3 |
157 |
#include "fop_template.c" |
158 |
#undef FREG
|
159 |
#define FREG 4 |
160 |
#include "fop_template.c" |
161 |
#undef FREG
|
162 |
#define FREG 5 |
163 |
#include "fop_template.c" |
164 |
#undef FREG
|
165 |
#define FREG 6 |
166 |
#include "fop_template.c" |
167 |
#undef FREG
|
168 |
#define FREG 7 |
169 |
#include "fop_template.c" |
170 |
#undef FREG
|
171 |
#define FREG 8 |
172 |
#include "fop_template.c" |
173 |
#undef FREG
|
174 |
#define FREG 9 |
175 |
#include "fop_template.c" |
176 |
#undef FREG
|
177 |
#define FREG 10 |
178 |
#include "fop_template.c" |
179 |
#undef FREG
|
180 |
#define FREG 11 |
181 |
#include "fop_template.c" |
182 |
#undef FREG
|
183 |
#define FREG 12 |
184 |
#include "fop_template.c" |
185 |
#undef FREG
|
186 |
#define FREG 13 |
187 |
#include "fop_template.c" |
188 |
#undef FREG
|
189 |
#define FREG 14 |
190 |
#include "fop_template.c" |
191 |
#undef FREG
|
192 |
#define FREG 15 |
193 |
#include "fop_template.c" |
194 |
#undef FREG
|
195 |
#define FREG 16 |
196 |
#include "fop_template.c" |
197 |
#undef FREG
|
198 |
#define FREG 17 |
199 |
#include "fop_template.c" |
200 |
#undef FREG
|
201 |
#define FREG 18 |
202 |
#include "fop_template.c" |
203 |
#undef FREG
|
204 |
#define FREG 19 |
205 |
#include "fop_template.c" |
206 |
#undef FREG
|
207 |
#define FREG 20 |
208 |
#include "fop_template.c" |
209 |
#undef FREG
|
210 |
#define FREG 21 |
211 |
#include "fop_template.c" |
212 |
#undef FREG
|
213 |
#define FREG 22 |
214 |
#include "fop_template.c" |
215 |
#undef FREG
|
216 |
#define FREG 23 |
217 |
#include "fop_template.c" |
218 |
#undef FREG
|
219 |
#define FREG 24 |
220 |
#include "fop_template.c" |
221 |
#undef FREG
|
222 |
#define FREG 25 |
223 |
#include "fop_template.c" |
224 |
#undef FREG
|
225 |
#define FREG 26 |
226 |
#include "fop_template.c" |
227 |
#undef FREG
|
228 |
#define FREG 27 |
229 |
#include "fop_template.c" |
230 |
#undef FREG
|
231 |
#define FREG 28 |
232 |
#include "fop_template.c" |
233 |
#undef FREG
|
234 |
#define FREG 29 |
235 |
#include "fop_template.c" |
236 |
#undef FREG
|
237 |
#define FREG 30 |
238 |
#include "fop_template.c" |
239 |
#undef FREG
|
240 |
#define FREG 31 |
241 |
#include "fop_template.c" |
242 |
#undef FREG
|
243 |
|
244 |
#define FTN
|
245 |
#include "fop_template.c" |
246 |
#undef FTN
|
247 |
|
248 |
void op_dup_T0 (void) |
249 |
{ |
250 |
T2 = T0; |
251 |
RETURN(); |
252 |
} |
253 |
|
254 |
void op_load_HI (void) |
255 |
{ |
256 |
T0 = env->HI; |
257 |
RETURN(); |
258 |
} |
259 |
|
260 |
void op_store_HI (void) |
261 |
{ |
262 |
env->HI = T0; |
263 |
RETURN(); |
264 |
} |
265 |
|
266 |
void op_load_LO (void) |
267 |
{ |
268 |
T0 = env->LO; |
269 |
RETURN(); |
270 |
} |
271 |
|
272 |
void op_store_LO (void) |
273 |
{ |
274 |
env->LO = T0; |
275 |
RETURN(); |
276 |
} |
277 |
|
278 |
/* Load and store */
|
279 |
#define MEMSUFFIX _raw
|
280 |
#include "op_mem.c" |
281 |
#undef MEMSUFFIX
|
282 |
#if !defined(CONFIG_USER_ONLY)
|
283 |
#define MEMSUFFIX _user
|
284 |
#include "op_mem.c" |
285 |
#undef MEMSUFFIX
|
286 |
|
287 |
#define MEMSUFFIX _kernel
|
288 |
#include "op_mem.c" |
289 |
#undef MEMSUFFIX
|
290 |
#endif
|
291 |
|
292 |
/* Addresses computation */
|
293 |
void op_addr_add (void) |
294 |
{ |
295 |
/* For compatibility with 32-bit code, data reference in user mode
|
296 |
with Status_UX = 0 should be casted to 32-bit and sign extended.
|
297 |
See the MIPS64 PRA manual, section 4.10. */
|
298 |
#ifdef TARGET_MIPS64
|
299 |
if ((env->CP0_Status & (1 << CP0St_UM)) && |
300 |
!(env->CP0_Status & (1 << CP0St_UX)))
|
301 |
T0 = (int64_t)(int32_t)(T0 + T1); |
302 |
else
|
303 |
#endif
|
304 |
T0 += T1; |
305 |
RETURN(); |
306 |
} |
307 |
|
308 |
/* Arithmetic */
|
309 |
void op_add (void) |
310 |
{ |
311 |
T0 = (int32_t)((int32_t)T0 + (int32_t)T1); |
312 |
RETURN(); |
313 |
} |
314 |
|
315 |
void op_addo (void) |
316 |
{ |
317 |
target_ulong tmp; |
318 |
|
319 |
tmp = (int32_t)T0; |
320 |
T0 = (int32_t)T0 + (int32_t)T1; |
321 |
if (((tmp ^ T1 ^ (-1)) & (T0 ^ T1)) >> 31) { |
322 |
/* operands of same sign, result different sign */
|
323 |
CALL_FROM_TB1(do_raise_exception, EXCP_OVERFLOW); |
324 |
} |
325 |
T0 = (int32_t)T0; |
326 |
RETURN(); |
327 |
} |
328 |
|
329 |
void op_sub (void) |
330 |
{ |
331 |
T0 = (int32_t)((int32_t)T0 - (int32_t)T1); |
332 |
RETURN(); |
333 |
} |
334 |
|
335 |
void op_subo (void) |
336 |
{ |
337 |
target_ulong tmp; |
338 |
|
339 |
tmp = (int32_t)T0; |
340 |
T0 = (int32_t)T0 - (int32_t)T1; |
341 |
if (((tmp ^ T1) & (tmp ^ T0)) >> 31) { |
342 |
/* operands of different sign, first operand and result different sign */
|
343 |
CALL_FROM_TB1(do_raise_exception, EXCP_OVERFLOW); |
344 |
} |
345 |
T0 = (int32_t)T0; |
346 |
RETURN(); |
347 |
} |
348 |
|
349 |
void op_mul (void) |
350 |
{ |
351 |
T0 = (int32_t)((int32_t)T0 * (int32_t)T1); |
352 |
RETURN(); |
353 |
} |
354 |
|
355 |
#if HOST_LONG_BITS < 64 |
356 |
void op_div (void) |
357 |
{ |
358 |
CALL_FROM_TB0(do_div); |
359 |
RETURN(); |
360 |
} |
361 |
#else
|
362 |
void op_div (void) |
363 |
{ |
364 |
if (T1 != 0) { |
365 |
env->LO = (int32_t)((int64_t)(int32_t)T0 / (int32_t)T1); |
366 |
env->HI = (int32_t)((int64_t)(int32_t)T0 % (int32_t)T1); |
367 |
} |
368 |
RETURN(); |
369 |
} |
370 |
#endif
|
371 |
|
372 |
void op_divu (void) |
373 |
{ |
374 |
if (T1 != 0) { |
375 |
env->LO = (int32_t)((uint32_t)T0 / (uint32_t)T1); |
376 |
env->HI = (int32_t)((uint32_t)T0 % (uint32_t)T1); |
377 |
} |
378 |
RETURN(); |
379 |
} |
380 |
|
381 |
#ifdef TARGET_MIPS64
|
382 |
/* Arithmetic */
|
383 |
void op_dadd (void) |
384 |
{ |
385 |
T0 += T1; |
386 |
RETURN(); |
387 |
} |
388 |
|
389 |
void op_daddo (void) |
390 |
{ |
391 |
target_long tmp; |
392 |
|
393 |
tmp = T0; |
394 |
T0 += T1; |
395 |
if (((tmp ^ T1 ^ (-1)) & (T0 ^ T1)) >> 63) { |
396 |
/* operands of same sign, result different sign */
|
397 |
CALL_FROM_TB1(do_raise_exception, EXCP_OVERFLOW); |
398 |
} |
399 |
RETURN(); |
400 |
} |
401 |
|
402 |
void op_dsub (void) |
403 |
{ |
404 |
T0 -= T1; |
405 |
RETURN(); |
406 |
} |
407 |
|
408 |
void op_dsubo (void) |
409 |
{ |
410 |
target_long tmp; |
411 |
|
412 |
tmp = T0; |
413 |
T0 = (int64_t)T0 - (int64_t)T1; |
414 |
if (((tmp ^ T1) & (tmp ^ T0)) >> 63) { |
415 |
/* operands of different sign, first operand and result different sign */
|
416 |
CALL_FROM_TB1(do_raise_exception, EXCP_OVERFLOW); |
417 |
} |
418 |
RETURN(); |
419 |
} |
420 |
|
421 |
void op_dmul (void) |
422 |
{ |
423 |
T0 = (int64_t)T0 * (int64_t)T1; |
424 |
RETURN(); |
425 |
} |
426 |
|
427 |
/* Those might call libgcc functions. */
|
428 |
void op_ddiv (void) |
429 |
{ |
430 |
do_ddiv(); |
431 |
RETURN(); |
432 |
} |
433 |
|
434 |
#if TARGET_LONG_BITS > HOST_LONG_BITS
|
435 |
void op_ddivu (void) |
436 |
{ |
437 |
do_ddivu(); |
438 |
RETURN(); |
439 |
} |
440 |
#else
|
441 |
void op_ddivu (void) |
442 |
{ |
443 |
if (T1 != 0) { |
444 |
env->LO = T0 / T1; |
445 |
env->HI = T0 % T1; |
446 |
} |
447 |
RETURN(); |
448 |
} |
449 |
#endif
|
450 |
#endif /* TARGET_MIPS64 */ |
451 |
|
452 |
/* Logical */
|
453 |
void op_and (void) |
454 |
{ |
455 |
T0 &= T1; |
456 |
RETURN(); |
457 |
} |
458 |
|
459 |
void op_nor (void) |
460 |
{ |
461 |
T0 = ~(T0 | T1); |
462 |
RETURN(); |
463 |
} |
464 |
|
465 |
void op_or (void) |
466 |
{ |
467 |
T0 |= T1; |
468 |
RETURN(); |
469 |
} |
470 |
|
471 |
void op_xor (void) |
472 |
{ |
473 |
T0 ^= T1; |
474 |
RETURN(); |
475 |
} |
476 |
|
477 |
void op_sll (void) |
478 |
{ |
479 |
T0 = (int32_t)((uint32_t)T0 << T1); |
480 |
RETURN(); |
481 |
} |
482 |
|
483 |
void op_sra (void) |
484 |
{ |
485 |
T0 = (int32_t)((int32_t)T0 >> T1); |
486 |
RETURN(); |
487 |
} |
488 |
|
489 |
void op_srl (void) |
490 |
{ |
491 |
T0 = (int32_t)((uint32_t)T0 >> T1); |
492 |
RETURN(); |
493 |
} |
494 |
|
495 |
void op_rotr (void) |
496 |
{ |
497 |
target_ulong tmp; |
498 |
|
499 |
if (T1) {
|
500 |
tmp = (int32_t)((uint32_t)T0 << (0x20 - T1));
|
501 |
T0 = (int32_t)((uint32_t)T0 >> T1) | tmp; |
502 |
} |
503 |
RETURN(); |
504 |
} |
505 |
|
506 |
void op_sllv (void) |
507 |
{ |
508 |
T0 = (int32_t)((uint32_t)T1 << ((uint32_t)T0 & 0x1F));
|
509 |
RETURN(); |
510 |
} |
511 |
|
512 |
void op_srav (void) |
513 |
{ |
514 |
T0 = (int32_t)((int32_t)T1 >> (T0 & 0x1F));
|
515 |
RETURN(); |
516 |
} |
517 |
|
518 |
void op_srlv (void) |
519 |
{ |
520 |
T0 = (int32_t)((uint32_t)T1 >> (T0 & 0x1F));
|
521 |
RETURN(); |
522 |
} |
523 |
|
524 |
void op_rotrv (void) |
525 |
{ |
526 |
target_ulong tmp; |
527 |
|
528 |
T0 &= 0x1F;
|
529 |
if (T0) {
|
530 |
tmp = (int32_t)((uint32_t)T1 << (0x20 - T0));
|
531 |
T0 = (int32_t)((uint32_t)T1 >> T0) | tmp; |
532 |
} else
|
533 |
T0 = T1; |
534 |
RETURN(); |
535 |
} |
536 |
|
537 |
void op_clo (void) |
538 |
{ |
539 |
int n;
|
540 |
|
541 |
if (T0 == ~((target_ulong)0)) { |
542 |
T0 = 32;
|
543 |
} else {
|
544 |
for (n = 0; n < 32; n++) { |
545 |
if (!(T0 & (1 << 31))) |
546 |
break;
|
547 |
T0 = T0 << 1;
|
548 |
} |
549 |
T0 = n; |
550 |
} |
551 |
RETURN(); |
552 |
} |
553 |
|
554 |
void op_clz (void) |
555 |
{ |
556 |
int n;
|
557 |
|
558 |
if (T0 == 0) { |
559 |
T0 = 32;
|
560 |
} else {
|
561 |
for (n = 0; n < 32; n++) { |
562 |
if (T0 & (1 << 31)) |
563 |
break;
|
564 |
T0 = T0 << 1;
|
565 |
} |
566 |
T0 = n; |
567 |
} |
568 |
RETURN(); |
569 |
} |
570 |
|
571 |
#ifdef TARGET_MIPS64
|
572 |
|
573 |
#if TARGET_LONG_BITS > HOST_LONG_BITS
|
574 |
/* Those might call libgcc functions. */
|
575 |
void op_dsll (void) |
576 |
{ |
577 |
CALL_FROM_TB0(do_dsll); |
578 |
RETURN(); |
579 |
} |
580 |
|
581 |
void op_dsll32 (void) |
582 |
{ |
583 |
CALL_FROM_TB0(do_dsll32); |
584 |
RETURN(); |
585 |
} |
586 |
|
587 |
void op_dsra (void) |
588 |
{ |
589 |
CALL_FROM_TB0(do_dsra); |
590 |
RETURN(); |
591 |
} |
592 |
|
593 |
void op_dsra32 (void) |
594 |
{ |
595 |
CALL_FROM_TB0(do_dsra32); |
596 |
RETURN(); |
597 |
} |
598 |
|
599 |
void op_dsrl (void) |
600 |
{ |
601 |
CALL_FROM_TB0(do_dsrl); |
602 |
RETURN(); |
603 |
} |
604 |
|
605 |
void op_dsrl32 (void) |
606 |
{ |
607 |
CALL_FROM_TB0(do_dsrl32); |
608 |
RETURN(); |
609 |
} |
610 |
|
611 |
void op_drotr (void) |
612 |
{ |
613 |
CALL_FROM_TB0(do_drotr); |
614 |
RETURN(); |
615 |
} |
616 |
|
617 |
void op_drotr32 (void) |
618 |
{ |
619 |
CALL_FROM_TB0(do_drotr32); |
620 |
RETURN(); |
621 |
} |
622 |
|
623 |
void op_dsllv (void) |
624 |
{ |
625 |
CALL_FROM_TB0(do_dsllv); |
626 |
RETURN(); |
627 |
} |
628 |
|
629 |
void op_dsrav (void) |
630 |
{ |
631 |
CALL_FROM_TB0(do_dsrav); |
632 |
RETURN(); |
633 |
} |
634 |
|
635 |
void op_dsrlv (void) |
636 |
{ |
637 |
CALL_FROM_TB0(do_dsrlv); |
638 |
RETURN(); |
639 |
} |
640 |
|
641 |
void op_drotrv (void) |
642 |
{ |
643 |
CALL_FROM_TB0(do_drotrv); |
644 |
RETURN(); |
645 |
} |
646 |
|
647 |
#else /* TARGET_LONG_BITS > HOST_LONG_BITS */ |
648 |
|
649 |
void op_dsll (void) |
650 |
{ |
651 |
T0 = T0 << T1; |
652 |
RETURN(); |
653 |
} |
654 |
|
655 |
void op_dsll32 (void) |
656 |
{ |
657 |
T0 = T0 << (T1 + 32);
|
658 |
RETURN(); |
659 |
} |
660 |
|
661 |
void op_dsra (void) |
662 |
{ |
663 |
T0 = (int64_t)T0 >> T1; |
664 |
RETURN(); |
665 |
} |
666 |
|
667 |
void op_dsra32 (void) |
668 |
{ |
669 |
T0 = (int64_t)T0 >> (T1 + 32);
|
670 |
RETURN(); |
671 |
} |
672 |
|
673 |
void op_dsrl (void) |
674 |
{ |
675 |
T0 = T0 >> T1; |
676 |
RETURN(); |
677 |
} |
678 |
|
679 |
void op_dsrl32 (void) |
680 |
{ |
681 |
T0 = T0 >> (T1 + 32);
|
682 |
RETURN(); |
683 |
} |
684 |
|
685 |
void op_drotr (void) |
686 |
{ |
687 |
target_ulong tmp; |
688 |
|
689 |
if (T1) {
|
690 |
tmp = T0 << (0x40 - T1);
|
691 |
T0 = (T0 >> T1) | tmp; |
692 |
} |
693 |
RETURN(); |
694 |
} |
695 |
|
696 |
void op_drotr32 (void) |
697 |
{ |
698 |
target_ulong tmp; |
699 |
|
700 |
if (T1) {
|
701 |
tmp = T0 << (0x40 - (32 + T1)); |
702 |
T0 = (T0 >> (32 + T1)) | tmp;
|
703 |
} |
704 |
RETURN(); |
705 |
} |
706 |
|
707 |
void op_dsllv (void) |
708 |
{ |
709 |
T0 = T1 << (T0 & 0x3F);
|
710 |
RETURN(); |
711 |
} |
712 |
|
713 |
void op_dsrav (void) |
714 |
{ |
715 |
T0 = (int64_t)T1 >> (T0 & 0x3F);
|
716 |
RETURN(); |
717 |
} |
718 |
|
719 |
void op_dsrlv (void) |
720 |
{ |
721 |
T0 = T1 >> (T0 & 0x3F);
|
722 |
RETURN(); |
723 |
} |
724 |
|
725 |
void op_drotrv (void) |
726 |
{ |
727 |
target_ulong tmp; |
728 |
|
729 |
T0 &= 0x3F;
|
730 |
if (T0) {
|
731 |
tmp = T1 << (0x40 - T0);
|
732 |
T0 = (T1 >> T0) | tmp; |
733 |
} else
|
734 |
T0 = T1; |
735 |
RETURN(); |
736 |
} |
737 |
#endif /* TARGET_LONG_BITS > HOST_LONG_BITS */ |
738 |
|
739 |
void op_dclo (void) |
740 |
{ |
741 |
int n;
|
742 |
|
743 |
if (T0 == ~((target_ulong)0)) { |
744 |
T0 = 64;
|
745 |
} else {
|
746 |
for (n = 0; n < 64; n++) { |
747 |
if (!(T0 & (1ULL << 63))) |
748 |
break;
|
749 |
T0 = T0 << 1;
|
750 |
} |
751 |
T0 = n; |
752 |
} |
753 |
RETURN(); |
754 |
} |
755 |
|
756 |
void op_dclz (void) |
757 |
{ |
758 |
int n;
|
759 |
|
760 |
if (T0 == 0) { |
761 |
T0 = 64;
|
762 |
} else {
|
763 |
for (n = 0; n < 64; n++) { |
764 |
if (T0 & (1ULL << 63)) |
765 |
break;
|
766 |
T0 = T0 << 1;
|
767 |
} |
768 |
T0 = n; |
769 |
} |
770 |
RETURN(); |
771 |
} |
772 |
#endif
|
773 |
|
774 |
/* 64 bits arithmetic */
|
775 |
#if TARGET_LONG_BITS > HOST_LONG_BITS
|
776 |
void op_mult (void) |
777 |
{ |
778 |
CALL_FROM_TB0(do_mult); |
779 |
RETURN(); |
780 |
} |
781 |
|
782 |
void op_multu (void) |
783 |
{ |
784 |
CALL_FROM_TB0(do_multu); |
785 |
RETURN(); |
786 |
} |
787 |
|
788 |
void op_madd (void) |
789 |
{ |
790 |
CALL_FROM_TB0(do_madd); |
791 |
RETURN(); |
792 |
} |
793 |
|
794 |
void op_maddu (void) |
795 |
{ |
796 |
CALL_FROM_TB0(do_maddu); |
797 |
RETURN(); |
798 |
} |
799 |
|
800 |
void op_msub (void) |
801 |
{ |
802 |
CALL_FROM_TB0(do_msub); |
803 |
RETURN(); |
804 |
} |
805 |
|
806 |
void op_msubu (void) |
807 |
{ |
808 |
CALL_FROM_TB0(do_msubu); |
809 |
RETURN(); |
810 |
} |
811 |
|
812 |
#else /* TARGET_LONG_BITS > HOST_LONG_BITS */ |
813 |
|
814 |
static inline uint64_t get_HILO (void) |
815 |
{ |
816 |
return ((uint64_t)env->HI << 32) | ((uint64_t)(uint32_t)env->LO); |
817 |
} |
818 |
|
819 |
static inline void set_HILO (uint64_t HILO) |
820 |
{ |
821 |
env->LO = (int32_t)(HILO & 0xFFFFFFFF);
|
822 |
env->HI = (int32_t)(HILO >> 32);
|
823 |
} |
824 |
|
825 |
void op_mult (void) |
826 |
{ |
827 |
set_HILO((int64_t)(int32_t)T0 * (int64_t)(int32_t)T1); |
828 |
RETURN(); |
829 |
} |
830 |
|
831 |
void op_multu (void) |
832 |
{ |
833 |
set_HILO((uint64_t)(uint32_t)T0 * (uint64_t)(uint32_t)T1); |
834 |
RETURN(); |
835 |
} |
836 |
|
837 |
void op_madd (void) |
838 |
{ |
839 |
int64_t tmp; |
840 |
|
841 |
tmp = ((int64_t)(int32_t)T0 * (int64_t)(int32_t)T1); |
842 |
set_HILO((int64_t)get_HILO() + tmp); |
843 |
RETURN(); |
844 |
} |
845 |
|
846 |
void op_maddu (void) |
847 |
{ |
848 |
uint64_t tmp; |
849 |
|
850 |
tmp = ((uint64_t)(uint32_t)T0 * (uint64_t)(uint32_t)T1); |
851 |
set_HILO(get_HILO() + tmp); |
852 |
RETURN(); |
853 |
} |
854 |
|
855 |
void op_msub (void) |
856 |
{ |
857 |
int64_t tmp; |
858 |
|
859 |
tmp = ((int64_t)(int32_t)T0 * (int64_t)(int32_t)T1); |
860 |
set_HILO((int64_t)get_HILO() - tmp); |
861 |
RETURN(); |
862 |
} |
863 |
|
864 |
void op_msubu (void) |
865 |
{ |
866 |
uint64_t tmp; |
867 |
|
868 |
tmp = ((uint64_t)(uint32_t)T0 * (uint64_t)(uint32_t)T1); |
869 |
set_HILO(get_HILO() - tmp); |
870 |
RETURN(); |
871 |
} |
872 |
#endif /* TARGET_LONG_BITS > HOST_LONG_BITS */ |
873 |
|
874 |
#ifdef TARGET_MIPS64
|
875 |
void op_dmult (void) |
876 |
{ |
877 |
CALL_FROM_TB4(muls64, &(env->HI), &(env->LO), T0, T1); |
878 |
RETURN(); |
879 |
} |
880 |
|
881 |
void op_dmultu (void) |
882 |
{ |
883 |
CALL_FROM_TB4(mulu64, &(env->HI), &(env->LO), T0, T1); |
884 |
RETURN(); |
885 |
} |
886 |
#endif
|
887 |
|
888 |
/* Conditional moves */
|
889 |
void op_movn (void) |
890 |
{ |
891 |
if (T1 != 0) |
892 |
env->gpr[PARAM1] = T0; |
893 |
RETURN(); |
894 |
} |
895 |
|
896 |
void op_movz (void) |
897 |
{ |
898 |
if (T1 == 0) |
899 |
env->gpr[PARAM1] = T0; |
900 |
RETURN(); |
901 |
} |
902 |
|
903 |
void op_movf (void) |
904 |
{ |
905 |
if (!(env->fcr31 & PARAM1))
|
906 |
T0 = T1; |
907 |
RETURN(); |
908 |
} |
909 |
|
910 |
void op_movt (void) |
911 |
{ |
912 |
if (env->fcr31 & PARAM1)
|
913 |
T0 = T1; |
914 |
RETURN(); |
915 |
} |
916 |
|
917 |
/* Tests */
|
918 |
#define OP_COND(name, cond) \
|
919 |
void glue(op_, name) (void) \ |
920 |
{ \ |
921 |
if (cond) { \
|
922 |
T0 = 1; \
|
923 |
} else { \
|
924 |
T0 = 0; \
|
925 |
} \ |
926 |
RETURN(); \ |
927 |
} |
928 |
|
929 |
OP_COND(eq, T0 == T1); |
930 |
OP_COND(ne, T0 != T1); |
931 |
OP_COND(ge, (int32_t)T0 >= (int32_t)T1); |
932 |
OP_COND(geu, T0 >= T1); |
933 |
OP_COND(lt, (int32_t)T0 < (int32_t)T1); |
934 |
OP_COND(ltu, T0 < T1); |
935 |
OP_COND(gez, (int32_t)T0 >= 0);
|
936 |
OP_COND(gtz, (int32_t)T0 > 0);
|
937 |
OP_COND(lez, (int32_t)T0 <= 0);
|
938 |
OP_COND(ltz, (int32_t)T0 < 0);
|
939 |
|
940 |
/* Branches */
|
941 |
void OPPROTO op_goto_tb0(void) |
942 |
{ |
943 |
GOTO_TB(op_goto_tb0, PARAM1, 0);
|
944 |
RETURN(); |
945 |
} |
946 |
|
947 |
void OPPROTO op_goto_tb1(void) |
948 |
{ |
949 |
GOTO_TB(op_goto_tb1, PARAM1, 1);
|
950 |
RETURN(); |
951 |
} |
952 |
|
953 |
/* Branch to register */
|
954 |
void op_save_breg_target (void) |
955 |
{ |
956 |
env->btarget = T2; |
957 |
RETURN(); |
958 |
} |
959 |
|
960 |
void op_restore_breg_target (void) |
961 |
{ |
962 |
T2 = env->btarget; |
963 |
RETURN(); |
964 |
} |
965 |
|
966 |
void op_breg (void) |
967 |
{ |
968 |
env->PC = T2; |
969 |
RETURN(); |
970 |
} |
971 |
|
972 |
void op_save_btarget (void) |
973 |
{ |
974 |
env->btarget = PARAM1; |
975 |
RETURN(); |
976 |
} |
977 |
|
978 |
/* Conditional branch */
|
979 |
void op_set_bcond (void) |
980 |
{ |
981 |
T2 = T0; |
982 |
RETURN(); |
983 |
} |
984 |
|
985 |
void op_save_bcond (void) |
986 |
{ |
987 |
env->bcond = T2; |
988 |
RETURN(); |
989 |
} |
990 |
|
991 |
void op_restore_bcond (void) |
992 |
{ |
993 |
T2 = env->bcond; |
994 |
RETURN(); |
995 |
} |
996 |
|
997 |
void op_jnz_T2 (void) |
998 |
{ |
999 |
if (T2)
|
1000 |
GOTO_LABEL_PARAM(1);
|
1001 |
RETURN(); |
1002 |
} |
1003 |
|
1004 |
void op_flush_icache_range(void) { |
1005 |
CALL_FROM_TB2(tlb_flush_page, env, T0 + T1); |
1006 |
RETURN(); |
1007 |
} |
1008 |
|
1009 |
void op_flush_icache_all(void) { |
1010 |
CALL_FROM_TB1(tb_flush, env); |
1011 |
RETURN(); |
1012 |
} |
1013 |
|
1014 |
/* CP0 functions */
|
1015 |
void op_mfc0_index (void) |
1016 |
{ |
1017 |
T0 = env->CP0_Index; |
1018 |
RETURN(); |
1019 |
} |
1020 |
|
1021 |
void op_mfc0_random (void) |
1022 |
{ |
1023 |
CALL_FROM_TB0(do_mfc0_random); |
1024 |
RETURN(); |
1025 |
} |
1026 |
|
1027 |
void op_mfc0_entrylo0 (void) |
1028 |
{ |
1029 |
T0 = (int32_t)env->CP0_EntryLo0; |
1030 |
RETURN(); |
1031 |
} |
1032 |
|
1033 |
void op_mfc0_entrylo1 (void) |
1034 |
{ |
1035 |
T0 = (int32_t)env->CP0_EntryLo1; |
1036 |
RETURN(); |
1037 |
} |
1038 |
|
1039 |
void op_mfc0_context (void) |
1040 |
{ |
1041 |
T0 = (int32_t)env->CP0_Context; |
1042 |
RETURN(); |
1043 |
} |
1044 |
|
1045 |
void op_mfc0_pagemask (void) |
1046 |
{ |
1047 |
T0 = env->CP0_PageMask; |
1048 |
RETURN(); |
1049 |
} |
1050 |
|
1051 |
void op_mfc0_pagegrain (void) |
1052 |
{ |
1053 |
T0 = env->CP0_PageGrain; |
1054 |
RETURN(); |
1055 |
} |
1056 |
|
1057 |
void op_mfc0_wired (void) |
1058 |
{ |
1059 |
T0 = env->CP0_Wired; |
1060 |
RETURN(); |
1061 |
} |
1062 |
|
1063 |
void op_mfc0_hwrena (void) |
1064 |
{ |
1065 |
T0 = env->CP0_HWREna; |
1066 |
RETURN(); |
1067 |
} |
1068 |
|
1069 |
void op_mfc0_badvaddr (void) |
1070 |
{ |
1071 |
T0 = (int32_t)env->CP0_BadVAddr; |
1072 |
RETURN(); |
1073 |
} |
1074 |
|
1075 |
void op_mfc0_count (void) |
1076 |
{ |
1077 |
CALL_FROM_TB0(do_mfc0_count); |
1078 |
RETURN(); |
1079 |
} |
1080 |
|
1081 |
void op_mfc0_entryhi (void) |
1082 |
{ |
1083 |
T0 = (int32_t)env->CP0_EntryHi; |
1084 |
RETURN(); |
1085 |
} |
1086 |
|
1087 |
void op_mfc0_compare (void) |
1088 |
{ |
1089 |
T0 = env->CP0_Compare; |
1090 |
RETURN(); |
1091 |
} |
1092 |
|
1093 |
void op_mfc0_status (void) |
1094 |
{ |
1095 |
T0 = env->CP0_Status; |
1096 |
RETURN(); |
1097 |
} |
1098 |
|
1099 |
void op_mfc0_intctl (void) |
1100 |
{ |
1101 |
T0 = env->CP0_IntCtl; |
1102 |
RETURN(); |
1103 |
} |
1104 |
|
1105 |
void op_mfc0_srsctl (void) |
1106 |
{ |
1107 |
T0 = env->CP0_SRSCtl; |
1108 |
RETURN(); |
1109 |
} |
1110 |
|
1111 |
void op_mfc0_srsmap (void) |
1112 |
{ |
1113 |
T0 = env->CP0_SRSMap; |
1114 |
RETURN(); |
1115 |
} |
1116 |
|
1117 |
void op_mfc0_cause (void) |
1118 |
{ |
1119 |
T0 = env->CP0_Cause; |
1120 |
RETURN(); |
1121 |
} |
1122 |
|
1123 |
void op_mfc0_epc (void) |
1124 |
{ |
1125 |
T0 = (int32_t)env->CP0_EPC; |
1126 |
RETURN(); |
1127 |
} |
1128 |
|
1129 |
void op_mfc0_prid (void) |
1130 |
{ |
1131 |
T0 = env->CP0_PRid; |
1132 |
RETURN(); |
1133 |
} |
1134 |
|
1135 |
void op_mfc0_ebase (void) |
1136 |
{ |
1137 |
T0 = env->CP0_EBase; |
1138 |
RETURN(); |
1139 |
} |
1140 |
|
1141 |
void op_mfc0_config0 (void) |
1142 |
{ |
1143 |
T0 = env->CP0_Config0; |
1144 |
RETURN(); |
1145 |
} |
1146 |
|
1147 |
void op_mfc0_config1 (void) |
1148 |
{ |
1149 |
T0 = env->CP0_Config1; |
1150 |
RETURN(); |
1151 |
} |
1152 |
|
1153 |
void op_mfc0_config2 (void) |
1154 |
{ |
1155 |
T0 = env->CP0_Config2; |
1156 |
RETURN(); |
1157 |
} |
1158 |
|
1159 |
void op_mfc0_config3 (void) |
1160 |
{ |
1161 |
T0 = env->CP0_Config3; |
1162 |
RETURN(); |
1163 |
} |
1164 |
|
1165 |
void op_mfc0_config6 (void) |
1166 |
{ |
1167 |
T0 = env->CP0_Config6; |
1168 |
RETURN(); |
1169 |
} |
1170 |
|
1171 |
void op_mfc0_config7 (void) |
1172 |
{ |
1173 |
T0 = env->CP0_Config7; |
1174 |
RETURN(); |
1175 |
} |
1176 |
|
1177 |
void op_mfc0_lladdr (void) |
1178 |
{ |
1179 |
T0 = (int32_t)env->CP0_LLAddr >> 4;
|
1180 |
RETURN(); |
1181 |
} |
1182 |
|
1183 |
void op_mfc0_watchlo0 (void) |
1184 |
{ |
1185 |
T0 = (int32_t)env->CP0_WatchLo; |
1186 |
RETURN(); |
1187 |
} |
1188 |
|
1189 |
void op_mfc0_watchhi0 (void) |
1190 |
{ |
1191 |
T0 = env->CP0_WatchHi; |
1192 |
RETURN(); |
1193 |
} |
1194 |
|
1195 |
void op_mfc0_xcontext (void) |
1196 |
{ |
1197 |
T0 = (int32_t)env->CP0_XContext; |
1198 |
RETURN(); |
1199 |
} |
1200 |
|
1201 |
void op_mfc0_framemask (void) |
1202 |
{ |
1203 |
T0 = env->CP0_Framemask; |
1204 |
RETURN(); |
1205 |
} |
1206 |
|
1207 |
void op_mfc0_debug (void) |
1208 |
{ |
1209 |
T0 = env->CP0_Debug; |
1210 |
if (env->hflags & MIPS_HFLAG_DM)
|
1211 |
T0 |= 1 << CP0DB_DM;
|
1212 |
RETURN(); |
1213 |
} |
1214 |
|
1215 |
void op_mfc0_depc (void) |
1216 |
{ |
1217 |
T0 = (int32_t)env->CP0_DEPC; |
1218 |
RETURN(); |
1219 |
} |
1220 |
|
1221 |
void op_mfc0_performance0 (void) |
1222 |
{ |
1223 |
T0 = env->CP0_Performance0; |
1224 |
RETURN(); |
1225 |
} |
1226 |
|
1227 |
void op_mfc0_taglo (void) |
1228 |
{ |
1229 |
T0 = env->CP0_TagLo; |
1230 |
RETURN(); |
1231 |
} |
1232 |
|
1233 |
void op_mfc0_datalo (void) |
1234 |
{ |
1235 |
T0 = env->CP0_DataLo; |
1236 |
RETURN(); |
1237 |
} |
1238 |
|
1239 |
void op_mfc0_taghi (void) |
1240 |
{ |
1241 |
T0 = env->CP0_TagHi; |
1242 |
RETURN(); |
1243 |
} |
1244 |
|
1245 |
void op_mfc0_datahi (void) |
1246 |
{ |
1247 |
T0 = env->CP0_DataHi; |
1248 |
RETURN(); |
1249 |
} |
1250 |
|
1251 |
void op_mfc0_errorepc (void) |
1252 |
{ |
1253 |
T0 = (int32_t)env->CP0_ErrorEPC; |
1254 |
RETURN(); |
1255 |
} |
1256 |
|
1257 |
void op_mfc0_desave (void) |
1258 |
{ |
1259 |
T0 = env->CP0_DESAVE; |
1260 |
RETURN(); |
1261 |
} |
1262 |
|
1263 |
void op_mtc0_index (void) |
1264 |
{ |
1265 |
env->CP0_Index = (env->CP0_Index & 0x80000000) | (T0 % env->nb_tlb);
|
1266 |
RETURN(); |
1267 |
} |
1268 |
|
1269 |
void op_mtc0_entrylo0 (void) |
1270 |
{ |
1271 |
/* Large physaddr not implemented */
|
1272 |
/* 1k pages not implemented */
|
1273 |
env->CP0_EntryLo0 = T0 & 0x3FFFFFFF;
|
1274 |
RETURN(); |
1275 |
} |
1276 |
|
1277 |
void op_mtc0_entrylo1 (void) |
1278 |
{ |
1279 |
/* Large physaddr not implemented */
|
1280 |
/* 1k pages not implemented */
|
1281 |
env->CP0_EntryLo1 = T0 & 0x3FFFFFFF;
|
1282 |
RETURN(); |
1283 |
} |
1284 |
|
1285 |
void op_mtc0_context (void) |
1286 |
{ |
1287 |
env->CP0_Context = (env->CP0_Context & 0x007FFFFF) | (T0 & ~0x007FFFFF); |
1288 |
RETURN(); |
1289 |
} |
1290 |
|
1291 |
void op_mtc0_pagemask (void) |
1292 |
{ |
1293 |
/* 1k pages not implemented */
|
1294 |
env->CP0_PageMask = T0 & (0x1FFFFFFF & (TARGET_PAGE_MASK << 1)); |
1295 |
RETURN(); |
1296 |
} |
1297 |
|
1298 |
void op_mtc0_pagegrain (void) |
1299 |
{ |
1300 |
/* SmartMIPS not implemented */
|
1301 |
/* Large physaddr not implemented */
|
1302 |
/* 1k pages not implemented */
|
1303 |
env->CP0_PageGrain = 0;
|
1304 |
RETURN(); |
1305 |
} |
1306 |
|
1307 |
void op_mtc0_wired (void) |
1308 |
{ |
1309 |
env->CP0_Wired = T0 % env->nb_tlb; |
1310 |
RETURN(); |
1311 |
} |
1312 |
|
1313 |
void op_mtc0_hwrena (void) |
1314 |
{ |
1315 |
env->CP0_HWREna = T0 & 0x0000000F;
|
1316 |
RETURN(); |
1317 |
} |
1318 |
|
1319 |
void op_mtc0_count (void) |
1320 |
{ |
1321 |
CALL_FROM_TB2(cpu_mips_store_count, env, T0); |
1322 |
RETURN(); |
1323 |
} |
1324 |
|
1325 |
void op_mtc0_entryhi (void) |
1326 |
{ |
1327 |
target_ulong old, val; |
1328 |
|
1329 |
/* 1k pages not implemented */
|
1330 |
val = T0 & ((TARGET_PAGE_MASK << 1) | 0xFF); |
1331 |
#ifdef TARGET_MIPS64
|
1332 |
val = T0 & 0xC00000FFFFFFFFFFULL;
|
1333 |
#endif
|
1334 |
old = env->CP0_EntryHi; |
1335 |
env->CP0_EntryHi = val; |
1336 |
/* If the ASID changes, flush qemu's TLB. */
|
1337 |
if ((old & 0xFF) != (val & 0xFF)) |
1338 |
CALL_FROM_TB2(cpu_mips_tlb_flush, env, 1);
|
1339 |
RETURN(); |
1340 |
} |
1341 |
|
1342 |
void op_mtc0_compare (void) |
1343 |
{ |
1344 |
CALL_FROM_TB2(cpu_mips_store_compare, env, T0); |
1345 |
RETURN(); |
1346 |
} |
1347 |
|
1348 |
void op_mtc0_status (void) |
1349 |
{ |
1350 |
uint32_t val, old; |
1351 |
uint32_t mask = env->Status_rw_bitmask; |
1352 |
|
1353 |
/* No reverse endianness, no MDMX/DSP, no 64bit ops
|
1354 |
implemented. */
|
1355 |
val = T0 & mask; |
1356 |
old = env->CP0_Status; |
1357 |
if (!(val & (1 << CP0St_EXL)) && |
1358 |
!(val & (1 << CP0St_ERL)) &&
|
1359 |
!(env->hflags & MIPS_HFLAG_DM) && |
1360 |
(val & (1 << CP0St_UM)))
|
1361 |
env->hflags |= MIPS_HFLAG_UM; |
1362 |
env->CP0_Status = (env->CP0_Status & ~mask) | val; |
1363 |
if (loglevel & CPU_LOG_EXEC)
|
1364 |
CALL_FROM_TB2(do_mtc0_status_debug, old, val); |
1365 |
CALL_FROM_TB1(cpu_mips_update_irq, env); |
1366 |
RETURN(); |
1367 |
} |
1368 |
|
1369 |
void op_mtc0_intctl (void) |
1370 |
{ |
1371 |
/* vectored interrupts not implemented, timer on int 7,
|
1372 |
no performance counters. */
|
1373 |
env->CP0_IntCtl |= T0 & 0x000002e0;
|
1374 |
RETURN(); |
1375 |
} |
1376 |
|
1377 |
void op_mtc0_srsctl (void) |
1378 |
{ |
1379 |
/* shadow registers not implemented */
|
1380 |
env->CP0_SRSCtl = 0;
|
1381 |
RETURN(); |
1382 |
} |
1383 |
|
1384 |
void op_mtc0_srsmap (void) |
1385 |
{ |
1386 |
/* shadow registers not implemented */
|
1387 |
env->CP0_SRSMap = 0;
|
1388 |
RETURN(); |
1389 |
} |
1390 |
|
1391 |
void op_mtc0_cause (void) |
1392 |
{ |
1393 |
uint32_t mask = 0x00C00300;
|
1394 |
|
1395 |
if ((env->CP0_Config0 & (0x7 << CP0C0_AR)) == (1 << CP0C0_AR)) |
1396 |
mask |= 1 << CP0Ca_DC;
|
1397 |
|
1398 |
env->CP0_Cause = (env->CP0_Cause & ~mask) | (T0 & mask); |
1399 |
|
1400 |
/* Handle the software interrupt as an hardware one, as they
|
1401 |
are very similar */
|
1402 |
if (T0 & CP0Ca_IP_mask) {
|
1403 |
CALL_FROM_TB1(cpu_mips_update_irq, env); |
1404 |
} |
1405 |
RETURN(); |
1406 |
} |
1407 |
|
1408 |
void op_mtc0_epc (void) |
1409 |
{ |
1410 |
env->CP0_EPC = T0; |
1411 |
RETURN(); |
1412 |
} |
1413 |
|
1414 |
void op_mtc0_ebase (void) |
1415 |
{ |
1416 |
/* vectored interrupts not implemented */
|
1417 |
/* Multi-CPU not implemented */
|
1418 |
env->CP0_EBase = 0x80000000 | (T0 & 0x3FFFF000); |
1419 |
RETURN(); |
1420 |
} |
1421 |
|
1422 |
void op_mtc0_config0 (void) |
1423 |
{ |
1424 |
env->CP0_Config0 = (env->CP0_Config0 & 0x81FFFFF8) | (T0 & 0x00000001); |
1425 |
RETURN(); |
1426 |
} |
1427 |
|
1428 |
void op_mtc0_config2 (void) |
1429 |
{ |
1430 |
/* tertiary/secondary caches not implemented */
|
1431 |
env->CP0_Config2 = (env->CP0_Config2 & 0x8FFF0FFF);
|
1432 |
RETURN(); |
1433 |
} |
1434 |
|
1435 |
void op_mtc0_watchlo0 (void) |
1436 |
{ |
1437 |
/* Watch exceptions for instructions, data loads, data stores
|
1438 |
not implemented. */
|
1439 |
env->CP0_WatchLo = (T0 & ~0x7);
|
1440 |
RETURN(); |
1441 |
} |
1442 |
|
1443 |
void op_mtc0_watchhi0 (void) |
1444 |
{ |
1445 |
env->CP0_WatchHi = (T0 & 0x40FF0FF8);
|
1446 |
env->CP0_WatchHi &= ~(env->CP0_WatchHi & T0 & 0x7);
|
1447 |
RETURN(); |
1448 |
} |
1449 |
|
1450 |
void op_mtc0_framemask (void) |
1451 |
{ |
1452 |
env->CP0_Framemask = T0; /* XXX */
|
1453 |
RETURN(); |
1454 |
} |
1455 |
|
1456 |
void op_mtc0_debug (void) |
1457 |
{ |
1458 |
env->CP0_Debug = (env->CP0_Debug & 0x8C03FC1F) | (T0 & 0x13300120); |
1459 |
if (T0 & (1 << CP0DB_DM)) |
1460 |
env->hflags |= MIPS_HFLAG_DM; |
1461 |
else
|
1462 |
env->hflags &= ~MIPS_HFLAG_DM; |
1463 |
RETURN(); |
1464 |
} |
1465 |
|
1466 |
void op_mtc0_depc (void) |
1467 |
{ |
1468 |
env->CP0_DEPC = T0; |
1469 |
RETURN(); |
1470 |
} |
1471 |
|
1472 |
void op_mtc0_performance0 (void) |
1473 |
{ |
1474 |
env->CP0_Performance0 = T0; /* XXX */
|
1475 |
RETURN(); |
1476 |
} |
1477 |
|
1478 |
void op_mtc0_taglo (void) |
1479 |
{ |
1480 |
env->CP0_TagLo = T0 & 0xFFFFFCF6;
|
1481 |
RETURN(); |
1482 |
} |
1483 |
|
1484 |
void op_mtc0_datalo (void) |
1485 |
{ |
1486 |
env->CP0_DataLo = T0; /* XXX */
|
1487 |
RETURN(); |
1488 |
} |
1489 |
|
1490 |
void op_mtc0_taghi (void) |
1491 |
{ |
1492 |
env->CP0_TagHi = T0; /* XXX */
|
1493 |
RETURN(); |
1494 |
} |
1495 |
|
1496 |
void op_mtc0_datahi (void) |
1497 |
{ |
1498 |
env->CP0_DataHi = T0; /* XXX */
|
1499 |
RETURN(); |
1500 |
} |
1501 |
|
1502 |
void op_mtc0_errorepc (void) |
1503 |
{ |
1504 |
env->CP0_ErrorEPC = T0; |
1505 |
RETURN(); |
1506 |
} |
1507 |
|
1508 |
void op_mtc0_desave (void) |
1509 |
{ |
1510 |
env->CP0_DESAVE = T0; |
1511 |
RETURN(); |
1512 |
} |
1513 |
|
1514 |
#ifdef TARGET_MIPS64
|
1515 |
void op_mtc0_xcontext (void) |
1516 |
{ |
1517 |
env->CP0_XContext = (env->CP0_XContext & 0x1ffffffffULL) | (T0 & ~0x1ffffffffULL); |
1518 |
RETURN(); |
1519 |
} |
1520 |
|
1521 |
void op_dmfc0_entrylo0 (void) |
1522 |
{ |
1523 |
T0 = env->CP0_EntryLo0; |
1524 |
RETURN(); |
1525 |
} |
1526 |
|
1527 |
void op_dmfc0_entrylo1 (void) |
1528 |
{ |
1529 |
T0 = env->CP0_EntryLo1; |
1530 |
RETURN(); |
1531 |
} |
1532 |
|
1533 |
void op_dmfc0_context (void) |
1534 |
{ |
1535 |
T0 = env->CP0_Context; |
1536 |
RETURN(); |
1537 |
} |
1538 |
|
1539 |
void op_dmfc0_badvaddr (void) |
1540 |
{ |
1541 |
T0 = env->CP0_BadVAddr; |
1542 |
RETURN(); |
1543 |
} |
1544 |
|
1545 |
void op_dmfc0_entryhi (void) |
1546 |
{ |
1547 |
T0 = env->CP0_EntryHi; |
1548 |
RETURN(); |
1549 |
} |
1550 |
|
1551 |
void op_dmfc0_epc (void) |
1552 |
{ |
1553 |
T0 = env->CP0_EPC; |
1554 |
RETURN(); |
1555 |
} |
1556 |
|
1557 |
void op_dmfc0_lladdr (void) |
1558 |
{ |
1559 |
T0 = env->CP0_LLAddr >> 4;
|
1560 |
RETURN(); |
1561 |
} |
1562 |
|
1563 |
void op_dmfc0_watchlo0 (void) |
1564 |
{ |
1565 |
T0 = env->CP0_WatchLo; |
1566 |
RETURN(); |
1567 |
} |
1568 |
|
1569 |
void op_dmfc0_xcontext (void) |
1570 |
{ |
1571 |
T0 = env->CP0_XContext; |
1572 |
RETURN(); |
1573 |
} |
1574 |
|
1575 |
void op_dmfc0_depc (void) |
1576 |
{ |
1577 |
T0 = env->CP0_DEPC; |
1578 |
RETURN(); |
1579 |
} |
1580 |
|
1581 |
void op_dmfc0_errorepc (void) |
1582 |
{ |
1583 |
T0 = env->CP0_ErrorEPC; |
1584 |
RETURN(); |
1585 |
} |
1586 |
#endif /* TARGET_MIPS64 */ |
1587 |
|
1588 |
/* CP1 functions */
|
1589 |
#if 0
|
1590 |
# define DEBUG_FPU_STATE() CALL_FROM_TB1(dump_fpu, env)
|
1591 |
#else
|
1592 |
# define DEBUG_FPU_STATE() do { } while(0) |
1593 |
#endif
|
1594 |
|
1595 |
void op_cp0_enabled(void) |
1596 |
{ |
1597 |
if (!(env->CP0_Status & (1 << CP0St_CU0)) && |
1598 |
(env->hflags & MIPS_HFLAG_UM)) { |
1599 |
CALL_FROM_TB2(do_raise_exception_err, EXCP_CpU, 0);
|
1600 |
} |
1601 |
RETURN(); |
1602 |
} |
1603 |
|
1604 |
void op_cp1_enabled(void) |
1605 |
{ |
1606 |
if (!(env->CP0_Status & (1 << CP0St_CU1))) { |
1607 |
CALL_FROM_TB2(do_raise_exception_err, EXCP_CpU, 1);
|
1608 |
} |
1609 |
RETURN(); |
1610 |
} |
1611 |
|
1612 |
/* convert MIPS rounding mode in FCR31 to IEEE library */
|
1613 |
unsigned int ieee_rm[] = { |
1614 |
float_round_nearest_even, |
1615 |
float_round_to_zero, |
1616 |
float_round_up, |
1617 |
float_round_down |
1618 |
}; |
1619 |
|
1620 |
#define RESTORE_ROUNDING_MODE \
|
1621 |
set_float_rounding_mode(ieee_rm[env->fcr31 & 3], &env->fp_status)
|
1622 |
|
1623 |
inline char ieee_ex_to_mips(char xcpt) |
1624 |
{ |
1625 |
return (xcpt & float_flag_inexact) >> 5 | |
1626 |
(xcpt & float_flag_underflow) >> 3 |
|
1627 |
(xcpt & float_flag_overflow) >> 1 |
|
1628 |
(xcpt & float_flag_divbyzero) << 1 |
|
1629 |
(xcpt & float_flag_invalid) << 4;
|
1630 |
} |
1631 |
|
1632 |
inline char mips_ex_to_ieee(char xcpt) |
1633 |
{ |
1634 |
return (xcpt & FP_INEXACT) << 5 | |
1635 |
(xcpt & FP_UNDERFLOW) << 3 |
|
1636 |
(xcpt & FP_OVERFLOW) << 1 |
|
1637 |
(xcpt & FP_DIV0) >> 1 |
|
1638 |
(xcpt & FP_INVALID) >> 4;
|
1639 |
} |
1640 |
|
1641 |
inline void update_fcr31(void) |
1642 |
{ |
1643 |
int tmp = ieee_ex_to_mips(get_float_exception_flags(&env->fp_status));
|
1644 |
|
1645 |
SET_FP_CAUSE(env->fcr31, tmp); |
1646 |
if (GET_FP_ENABLE(env->fcr31) & tmp)
|
1647 |
CALL_FROM_TB1(do_raise_exception, EXCP_FPE); |
1648 |
else
|
1649 |
UPDATE_FP_FLAGS(env->fcr31, tmp); |
1650 |
} |
1651 |
|
1652 |
|
1653 |
void op_cfc1 (void) |
1654 |
{ |
1655 |
switch (T1) {
|
1656 |
case 0: |
1657 |
T0 = (int32_t)env->fcr0; |
1658 |
break;
|
1659 |
case 25: |
1660 |
T0 = ((env->fcr31 >> 24) & 0xfe) | ((env->fcr31 >> 23) & 0x1); |
1661 |
break;
|
1662 |
case 26: |
1663 |
T0 = env->fcr31 & 0x0003f07c;
|
1664 |
break;
|
1665 |
case 28: |
1666 |
T0 = (env->fcr31 & 0x00000f83) | ((env->fcr31 >> 22) & 0x4); |
1667 |
break;
|
1668 |
default:
|
1669 |
T0 = (int32_t)env->fcr31; |
1670 |
break;
|
1671 |
} |
1672 |
DEBUG_FPU_STATE(); |
1673 |
RETURN(); |
1674 |
} |
1675 |
|
1676 |
void op_ctc1 (void) |
1677 |
{ |
1678 |
switch(T1) {
|
1679 |
case 25: |
1680 |
if (T0 & 0xffffff00) |
1681 |
goto leave;
|
1682 |
env->fcr31 = (env->fcr31 & 0x017fffff) | ((T0 & 0xfe) << 24) | |
1683 |
((T0 & 0x1) << 23); |
1684 |
break;
|
1685 |
case 26: |
1686 |
if (T0 & 0x007c0000) |
1687 |
goto leave;
|
1688 |
env->fcr31 = (env->fcr31 & 0xfffc0f83) | (T0 & 0x0003f07c); |
1689 |
break;
|
1690 |
case 28: |
1691 |
if (T0 & 0x007c0000) |
1692 |
goto leave;
|
1693 |
env->fcr31 = (env->fcr31 & 0xfefff07c) | (T0 & 0x00000f83) | |
1694 |
((T0 & 0x4) << 22); |
1695 |
break;
|
1696 |
case 31: |
1697 |
if (T0 & 0x007c0000) |
1698 |
goto leave;
|
1699 |
env->fcr31 = T0; |
1700 |
break;
|
1701 |
default:
|
1702 |
goto leave;
|
1703 |
} |
1704 |
/* set rounding mode */
|
1705 |
RESTORE_ROUNDING_MODE; |
1706 |
set_float_exception_flags(0, &env->fp_status);
|
1707 |
if ((GET_FP_ENABLE(env->fcr31) | 0x20) & GET_FP_CAUSE(env->fcr31)) |
1708 |
CALL_FROM_TB1(do_raise_exception, EXCP_FPE); |
1709 |
leave:
|
1710 |
DEBUG_FPU_STATE(); |
1711 |
RETURN(); |
1712 |
} |
1713 |
|
1714 |
void op_mfc1 (void) |
1715 |
{ |
1716 |
T0 = WT0; |
1717 |
DEBUG_FPU_STATE(); |
1718 |
RETURN(); |
1719 |
} |
1720 |
|
1721 |
void op_mtc1 (void) |
1722 |
{ |
1723 |
WT0 = T0; |
1724 |
DEBUG_FPU_STATE(); |
1725 |
RETURN(); |
1726 |
} |
1727 |
|
1728 |
void op_dmfc1 (void) |
1729 |
{ |
1730 |
T0 = DT0; |
1731 |
DEBUG_FPU_STATE(); |
1732 |
RETURN(); |
1733 |
} |
1734 |
|
1735 |
void op_dmtc1 (void) |
1736 |
{ |
1737 |
DT0 = T0; |
1738 |
DEBUG_FPU_STATE(); |
1739 |
RETURN(); |
1740 |
} |
1741 |
|
1742 |
void op_mfhc1 (void) |
1743 |
{ |
1744 |
T0 = WTH0; |
1745 |
DEBUG_FPU_STATE(); |
1746 |
RETURN(); |
1747 |
} |
1748 |
|
1749 |
void op_mthc1 (void) |
1750 |
{ |
1751 |
WTH0 = T0; |
1752 |
DEBUG_FPU_STATE(); |
1753 |
RETURN(); |
1754 |
} |
1755 |
|
1756 |
/* Float support.
|
1757 |
Single precition routines have a "s" suffix, double precision a
|
1758 |
"d" suffix, 32bit integer "w", 64bit integer "l", paired singe "ps",
|
1759 |
paired single lowwer "pl", paired single upper "pu". */
|
1760 |
|
1761 |
#define FLOAT_OP(name, p) void OPPROTO op_float_##name##_##p(void) |
1762 |
|
1763 |
FLOAT_OP(cvtd, s) |
1764 |
{ |
1765 |
set_float_exception_flags(0, &env->fp_status);
|
1766 |
FDT2 = float32_to_float64(FST0, &env->fp_status); |
1767 |
update_fcr31(); |
1768 |
DEBUG_FPU_STATE(); |
1769 |
RETURN(); |
1770 |
} |
1771 |
FLOAT_OP(cvtd, w) |
1772 |
{ |
1773 |
set_float_exception_flags(0, &env->fp_status);
|
1774 |
FDT2 = int32_to_float64(WT0, &env->fp_status); |
1775 |
update_fcr31(); |
1776 |
DEBUG_FPU_STATE(); |
1777 |
RETURN(); |
1778 |
} |
1779 |
FLOAT_OP(cvtd, l) |
1780 |
{ |
1781 |
set_float_exception_flags(0, &env->fp_status);
|
1782 |
FDT2 = int64_to_float64(DT0, &env->fp_status); |
1783 |
update_fcr31(); |
1784 |
DEBUG_FPU_STATE(); |
1785 |
RETURN(); |
1786 |
} |
1787 |
FLOAT_OP(cvtl, d) |
1788 |
{ |
1789 |
set_float_exception_flags(0, &env->fp_status);
|
1790 |
DT2 = float64_to_int64(FDT0, &env->fp_status); |
1791 |
update_fcr31(); |
1792 |
if (GET_FP_CAUSE(env->fcr31) & (FP_OVERFLOW | FP_INVALID))
|
1793 |
DT2 = 0x7fffffffffffffffULL;
|
1794 |
DEBUG_FPU_STATE(); |
1795 |
RETURN(); |
1796 |
} |
1797 |
FLOAT_OP(cvtl, s) |
1798 |
{ |
1799 |
set_float_exception_flags(0, &env->fp_status);
|
1800 |
DT2 = float32_to_int64(FST0, &env->fp_status); |
1801 |
update_fcr31(); |
1802 |
if (GET_FP_CAUSE(env->fcr31) & (FP_OVERFLOW | FP_INVALID))
|
1803 |
DT2 = 0x7fffffffffffffffULL;
|
1804 |
DEBUG_FPU_STATE(); |
1805 |
RETURN(); |
1806 |
} |
1807 |
FLOAT_OP(cvtps, s) |
1808 |
{ |
1809 |
WT2 = WT0; |
1810 |
WTH2 = WT1; |
1811 |
DEBUG_FPU_STATE(); |
1812 |
RETURN(); |
1813 |
} |
1814 |
FLOAT_OP(cvtps, pw) |
1815 |
{ |
1816 |
set_float_exception_flags(0, &env->fp_status);
|
1817 |
FST2 = int32_to_float32(WT0, &env->fp_status); |
1818 |
FSTH2 = int32_to_float32(WTH0, &env->fp_status); |
1819 |
update_fcr31(); |
1820 |
DEBUG_FPU_STATE(); |
1821 |
RETURN(); |
1822 |
} |
1823 |
FLOAT_OP(cvtpw, ps) |
1824 |
{ |
1825 |
set_float_exception_flags(0, &env->fp_status);
|
1826 |
WT2 = float32_to_int32(FST0, &env->fp_status); |
1827 |
WTH2 = float32_to_int32(FSTH0, &env->fp_status); |
1828 |
update_fcr31(); |
1829 |
if (GET_FP_CAUSE(env->fcr31) & (FP_OVERFLOW | FP_INVALID))
|
1830 |
WT2 = 0x7fffffff;
|
1831 |
DEBUG_FPU_STATE(); |
1832 |
RETURN(); |
1833 |
} |
1834 |
FLOAT_OP(cvts, d) |
1835 |
{ |
1836 |
set_float_exception_flags(0, &env->fp_status);
|
1837 |
FST2 = float64_to_float32(FDT0, &env->fp_status); |
1838 |
update_fcr31(); |
1839 |
DEBUG_FPU_STATE(); |
1840 |
RETURN(); |
1841 |
} |
1842 |
FLOAT_OP(cvts, w) |
1843 |
{ |
1844 |
set_float_exception_flags(0, &env->fp_status);
|
1845 |
FST2 = int32_to_float32(WT0, &env->fp_status); |
1846 |
update_fcr31(); |
1847 |
DEBUG_FPU_STATE(); |
1848 |
RETURN(); |
1849 |
} |
1850 |
FLOAT_OP(cvts, l) |
1851 |
{ |
1852 |
set_float_exception_flags(0, &env->fp_status);
|
1853 |
FST2 = int64_to_float32(DT0, &env->fp_status); |
1854 |
update_fcr31(); |
1855 |
DEBUG_FPU_STATE(); |
1856 |
RETURN(); |
1857 |
} |
1858 |
FLOAT_OP(cvts, pl) |
1859 |
{ |
1860 |
set_float_exception_flags(0, &env->fp_status);
|
1861 |
WT2 = WT0; |
1862 |
update_fcr31(); |
1863 |
DEBUG_FPU_STATE(); |
1864 |
RETURN(); |
1865 |
} |
1866 |
FLOAT_OP(cvts, pu) |
1867 |
{ |
1868 |
set_float_exception_flags(0, &env->fp_status);
|
1869 |
WT2 = WTH0; |
1870 |
update_fcr31(); |
1871 |
DEBUG_FPU_STATE(); |
1872 |
RETURN(); |
1873 |
} |
1874 |
FLOAT_OP(cvtw, s) |
1875 |
{ |
1876 |
set_float_exception_flags(0, &env->fp_status);
|
1877 |
WT2 = float32_to_int32(FST0, &env->fp_status); |
1878 |
update_fcr31(); |
1879 |
if (GET_FP_CAUSE(env->fcr31) & (FP_OVERFLOW | FP_INVALID))
|
1880 |
WT2 = 0x7fffffff;
|
1881 |
DEBUG_FPU_STATE(); |
1882 |
RETURN(); |
1883 |
} |
1884 |
FLOAT_OP(cvtw, d) |
1885 |
{ |
1886 |
set_float_exception_flags(0, &env->fp_status);
|
1887 |
WT2 = float64_to_int32(FDT0, &env->fp_status); |
1888 |
update_fcr31(); |
1889 |
if (GET_FP_CAUSE(env->fcr31) & (FP_OVERFLOW | FP_INVALID))
|
1890 |
WT2 = 0x7fffffff;
|
1891 |
DEBUG_FPU_STATE(); |
1892 |
RETURN(); |
1893 |
} |
1894 |
|
1895 |
FLOAT_OP(pll, ps) |
1896 |
{ |
1897 |
DT2 = ((uint64_t)WT0 << 32) | WT1;
|
1898 |
DEBUG_FPU_STATE(); |
1899 |
RETURN(); |
1900 |
} |
1901 |
FLOAT_OP(plu, ps) |
1902 |
{ |
1903 |
DT2 = ((uint64_t)WT0 << 32) | WTH1;
|
1904 |
DEBUG_FPU_STATE(); |
1905 |
RETURN(); |
1906 |
} |
1907 |
FLOAT_OP(pul, ps) |
1908 |
{ |
1909 |
DT2 = ((uint64_t)WTH0 << 32) | WT1;
|
1910 |
DEBUG_FPU_STATE(); |
1911 |
RETURN(); |
1912 |
} |
1913 |
FLOAT_OP(puu, ps) |
1914 |
{ |
1915 |
DT2 = ((uint64_t)WTH0 << 32) | WTH1;
|
1916 |
DEBUG_FPU_STATE(); |
1917 |
RETURN(); |
1918 |
} |
1919 |
|
1920 |
FLOAT_OP(roundl, d) |
1921 |
{ |
1922 |
set_float_rounding_mode(float_round_nearest_even, &env->fp_status); |
1923 |
DT2 = float64_round_to_int(FDT0, &env->fp_status); |
1924 |
RESTORE_ROUNDING_MODE; |
1925 |
update_fcr31(); |
1926 |
if (GET_FP_CAUSE(env->fcr31) & (FP_OVERFLOW | FP_INVALID))
|
1927 |
DT2 = 0x7fffffffffffffffULL;
|
1928 |
DEBUG_FPU_STATE(); |
1929 |
RETURN(); |
1930 |
} |
1931 |
FLOAT_OP(roundl, s) |
1932 |
{ |
1933 |
set_float_rounding_mode(float_round_nearest_even, &env->fp_status); |
1934 |
DT2 = float32_round_to_int(FST0, &env->fp_status); |
1935 |
RESTORE_ROUNDING_MODE; |
1936 |
update_fcr31(); |
1937 |
if (GET_FP_CAUSE(env->fcr31) & (FP_OVERFLOW | FP_INVALID))
|
1938 |
DT2 = 0x7fffffffffffffffULL;
|
1939 |
DEBUG_FPU_STATE(); |
1940 |
RETURN(); |
1941 |
} |
1942 |
FLOAT_OP(roundw, d) |
1943 |
{ |
1944 |
set_float_rounding_mode(float_round_nearest_even, &env->fp_status); |
1945 |
WT2 = float64_round_to_int(FDT0, &env->fp_status); |
1946 |
RESTORE_ROUNDING_MODE; |
1947 |
update_fcr31(); |
1948 |
if (GET_FP_CAUSE(env->fcr31) & (FP_OVERFLOW | FP_INVALID))
|
1949 |
WT2 = 0x7fffffff;
|
1950 |
DEBUG_FPU_STATE(); |
1951 |
RETURN(); |
1952 |
} |
1953 |
FLOAT_OP(roundw, s) |
1954 |
{ |
1955 |
set_float_rounding_mode(float_round_nearest_even, &env->fp_status); |
1956 |
WT2 = float32_round_to_int(FST0, &env->fp_status); |
1957 |
RESTORE_ROUNDING_MODE; |
1958 |
update_fcr31(); |
1959 |
if (GET_FP_CAUSE(env->fcr31) & (FP_OVERFLOW | FP_INVALID))
|
1960 |
WT2 = 0x7fffffff;
|
1961 |
DEBUG_FPU_STATE(); |
1962 |
RETURN(); |
1963 |
} |
1964 |
|
1965 |
FLOAT_OP(truncl, d) |
1966 |
{ |
1967 |
DT2 = float64_to_int64_round_to_zero(FDT0, &env->fp_status); |
1968 |
update_fcr31(); |
1969 |
if (GET_FP_CAUSE(env->fcr31) & (FP_OVERFLOW | FP_INVALID))
|
1970 |
DT2 = 0x7fffffffffffffffULL;
|
1971 |
DEBUG_FPU_STATE(); |
1972 |
RETURN(); |
1973 |
} |
1974 |
FLOAT_OP(truncl, s) |
1975 |
{ |
1976 |
DT2 = float32_to_int64_round_to_zero(FST0, &env->fp_status); |
1977 |
update_fcr31(); |
1978 |
if (GET_FP_CAUSE(env->fcr31) & (FP_OVERFLOW | FP_INVALID))
|
1979 |
DT2 = 0x7fffffffffffffffULL;
|
1980 |
DEBUG_FPU_STATE(); |
1981 |
RETURN(); |
1982 |
} |
1983 |
FLOAT_OP(truncw, d) |
1984 |
{ |
1985 |
WT2 = float64_to_int32_round_to_zero(FDT0, &env->fp_status); |
1986 |
update_fcr31(); |
1987 |
if (GET_FP_CAUSE(env->fcr31) & (FP_OVERFLOW | FP_INVALID))
|
1988 |
WT2 = 0x7fffffff;
|
1989 |
DEBUG_FPU_STATE(); |
1990 |
RETURN(); |
1991 |
} |
1992 |
FLOAT_OP(truncw, s) |
1993 |
{ |
1994 |
WT2 = float32_to_int32_round_to_zero(FST0, &env->fp_status); |
1995 |
update_fcr31(); |
1996 |
if (GET_FP_CAUSE(env->fcr31) & (FP_OVERFLOW | FP_INVALID))
|
1997 |
WT2 = 0x7fffffff;
|
1998 |
DEBUG_FPU_STATE(); |
1999 |
RETURN(); |
2000 |
} |
2001 |
|
2002 |
FLOAT_OP(ceill, d) |
2003 |
{ |
2004 |
set_float_rounding_mode(float_round_up, &env->fp_status); |
2005 |
DT2 = float64_round_to_int(FDT0, &env->fp_status); |
2006 |
RESTORE_ROUNDING_MODE; |
2007 |
update_fcr31(); |
2008 |
if (GET_FP_CAUSE(env->fcr31) & (FP_OVERFLOW | FP_INVALID))
|
2009 |
DT2 = 0x7fffffffffffffffULL;
|
2010 |
DEBUG_FPU_STATE(); |
2011 |
RETURN(); |
2012 |
} |
2013 |
FLOAT_OP(ceill, s) |
2014 |
{ |
2015 |
set_float_rounding_mode(float_round_up, &env->fp_status); |
2016 |
DT2 = float32_round_to_int(FST0, &env->fp_status); |
2017 |
RESTORE_ROUNDING_MODE; |
2018 |
update_fcr31(); |
2019 |
if (GET_FP_CAUSE(env->fcr31) & (FP_OVERFLOW | FP_INVALID))
|
2020 |
DT2 = 0x7fffffffffffffffULL;
|
2021 |
DEBUG_FPU_STATE(); |
2022 |
RETURN(); |
2023 |
} |
2024 |
FLOAT_OP(ceilw, d) |
2025 |
{ |
2026 |
set_float_rounding_mode(float_round_up, &env->fp_status); |
2027 |
WT2 = float64_round_to_int(FDT0, &env->fp_status); |
2028 |
RESTORE_ROUNDING_MODE; |
2029 |
update_fcr31(); |
2030 |
if (GET_FP_CAUSE(env->fcr31) & (FP_OVERFLOW | FP_INVALID))
|
2031 |
WT2 = 0x7fffffff;
|
2032 |
DEBUG_FPU_STATE(); |
2033 |
RETURN(); |
2034 |
} |
2035 |
FLOAT_OP(ceilw, s) |
2036 |
{ |
2037 |
set_float_rounding_mode(float_round_up, &env->fp_status); |
2038 |
WT2 = float32_round_to_int(FST0, &env->fp_status); |
2039 |
RESTORE_ROUNDING_MODE; |
2040 |
update_fcr31(); |
2041 |
if (GET_FP_CAUSE(env->fcr31) & (FP_OVERFLOW | FP_INVALID))
|
2042 |
WT2 = 0x7fffffff;
|
2043 |
DEBUG_FPU_STATE(); |
2044 |
RETURN(); |
2045 |
} |
2046 |
|
2047 |
FLOAT_OP(floorl, d) |
2048 |
{ |
2049 |
set_float_rounding_mode(float_round_down, &env->fp_status); |
2050 |
DT2 = float64_round_to_int(FDT0, &env->fp_status); |
2051 |
RESTORE_ROUNDING_MODE; |
2052 |
update_fcr31(); |
2053 |
if (GET_FP_CAUSE(env->fcr31) & (FP_OVERFLOW | FP_INVALID))
|
2054 |
DT2 = 0x7fffffffffffffffULL;
|
2055 |
DEBUG_FPU_STATE(); |
2056 |
RETURN(); |
2057 |
} |
2058 |
FLOAT_OP(floorl, s) |
2059 |
{ |
2060 |
set_float_rounding_mode(float_round_down, &env->fp_status); |
2061 |
DT2 = float32_round_to_int(FST0, &env->fp_status); |
2062 |
RESTORE_ROUNDING_MODE; |
2063 |
update_fcr31(); |
2064 |
if (GET_FP_CAUSE(env->fcr31) & (FP_OVERFLOW | FP_INVALID))
|
2065 |
DT2 = 0x7fffffffffffffffULL;
|
2066 |
DEBUG_FPU_STATE(); |
2067 |
RETURN(); |
2068 |
} |
2069 |
FLOAT_OP(floorw, d) |
2070 |
{ |
2071 |
set_float_rounding_mode(float_round_down, &env->fp_status); |
2072 |
WT2 = float64_round_to_int(FDT0, &env->fp_status); |
2073 |
RESTORE_ROUNDING_MODE; |
2074 |
update_fcr31(); |
2075 |
if (GET_FP_CAUSE(env->fcr31) & (FP_OVERFLOW | FP_INVALID))
|
2076 |
WT2 = 0x7fffffff;
|
2077 |
DEBUG_FPU_STATE(); |
2078 |
RETURN(); |
2079 |
} |
2080 |
FLOAT_OP(floorw, s) |
2081 |
{ |
2082 |
set_float_rounding_mode(float_round_down, &env->fp_status); |
2083 |
WT2 = float32_round_to_int(FST0, &env->fp_status); |
2084 |
RESTORE_ROUNDING_MODE; |
2085 |
update_fcr31(); |
2086 |
if (GET_FP_CAUSE(env->fcr31) & (FP_OVERFLOW | FP_INVALID))
|
2087 |
WT2 = 0x7fffffff;
|
2088 |
DEBUG_FPU_STATE(); |
2089 |
RETURN(); |
2090 |
} |
2091 |
|
2092 |
FLOAT_OP(movf, d) |
2093 |
{ |
2094 |
if (!(env->fcr31 & PARAM1))
|
2095 |
DT2 = DT0; |
2096 |
DEBUG_FPU_STATE(); |
2097 |
RETURN(); |
2098 |
} |
2099 |
FLOAT_OP(movf, s) |
2100 |
{ |
2101 |
if (!(env->fcr31 & PARAM1))
|
2102 |
WT2 = WT0; |
2103 |
DEBUG_FPU_STATE(); |
2104 |
RETURN(); |
2105 |
} |
2106 |
FLOAT_OP(movf, ps) |
2107 |
{ |
2108 |
if (!(env->fcr31 & PARAM1)) {
|
2109 |
WT2 = WT0; |
2110 |
WTH2 = WTH0; |
2111 |
} |
2112 |
DEBUG_FPU_STATE(); |
2113 |
RETURN(); |
2114 |
} |
2115 |
FLOAT_OP(movt, d) |
2116 |
{ |
2117 |
if (env->fcr31 & PARAM1)
|
2118 |
DT2 = DT0; |
2119 |
DEBUG_FPU_STATE(); |
2120 |
RETURN(); |
2121 |
} |
2122 |
FLOAT_OP(movt, s) |
2123 |
{ |
2124 |
if (env->fcr31 & PARAM1)
|
2125 |
WT2 = WT0; |
2126 |
DEBUG_FPU_STATE(); |
2127 |
RETURN(); |
2128 |
} |
2129 |
FLOAT_OP(movt, ps) |
2130 |
{ |
2131 |
if (env->fcr31 & PARAM1) {
|
2132 |
WT2 = WT0; |
2133 |
WTH2 = WTH0; |
2134 |
} |
2135 |
DEBUG_FPU_STATE(); |
2136 |
RETURN(); |
2137 |
} |
2138 |
FLOAT_OP(movz, d) |
2139 |
{ |
2140 |
if (!T0)
|
2141 |
DT2 = DT0; |
2142 |
DEBUG_FPU_STATE(); |
2143 |
RETURN(); |
2144 |
} |
2145 |
FLOAT_OP(movz, s) |
2146 |
{ |
2147 |
if (!T0)
|
2148 |
WT2 = WT0; |
2149 |
DEBUG_FPU_STATE(); |
2150 |
RETURN(); |
2151 |
} |
2152 |
FLOAT_OP(movz, ps) |
2153 |
{ |
2154 |
if (!T0) {
|
2155 |
WT2 = WT0; |
2156 |
WTH2 = WTH0; |
2157 |
} |
2158 |
DEBUG_FPU_STATE(); |
2159 |
RETURN(); |
2160 |
} |
2161 |
FLOAT_OP(movn, d) |
2162 |
{ |
2163 |
if (T0)
|
2164 |
DT2 = DT0; |
2165 |
DEBUG_FPU_STATE(); |
2166 |
RETURN(); |
2167 |
} |
2168 |
FLOAT_OP(movn, s) |
2169 |
{ |
2170 |
if (T0)
|
2171 |
WT2 = WT0; |
2172 |
DEBUG_FPU_STATE(); |
2173 |
RETURN(); |
2174 |
} |
2175 |
FLOAT_OP(movn, ps) |
2176 |
{ |
2177 |
if (T0) {
|
2178 |
WT2 = WT0; |
2179 |
WTH2 = WTH0; |
2180 |
} |
2181 |
DEBUG_FPU_STATE(); |
2182 |
RETURN(); |
2183 |
} |
2184 |
|
2185 |
/* binary operations */
|
2186 |
#define FLOAT_BINOP(name) \
|
2187 |
FLOAT_OP(name, d) \ |
2188 |
{ \ |
2189 |
set_float_exception_flags(0, &env->fp_status); \
|
2190 |
FDT2 = float64_ ## name (FDT0, FDT1, &env->fp_status); \ |
2191 |
update_fcr31(); \ |
2192 |
DEBUG_FPU_STATE(); \ |
2193 |
RETURN(); \ |
2194 |
} \ |
2195 |
FLOAT_OP(name, s) \ |
2196 |
{ \ |
2197 |
set_float_exception_flags(0, &env->fp_status); \
|
2198 |
FST2 = float32_ ## name (FST0, FST1, &env->fp_status); \ |
2199 |
update_fcr31(); \ |
2200 |
DEBUG_FPU_STATE(); \ |
2201 |
RETURN(); \ |
2202 |
} \ |
2203 |
FLOAT_OP(name, ps) \ |
2204 |
{ \ |
2205 |
set_float_exception_flags(0, &env->fp_status); \
|
2206 |
FST2 = float32_ ## name (FST0, FST1, &env->fp_status); \ |
2207 |
FSTH2 = float32_ ## name (FSTH0, FSTH1, &env->fp_status); \ |
2208 |
update_fcr31(); \ |
2209 |
DEBUG_FPU_STATE(); \ |
2210 |
RETURN(); \ |
2211 |
} |
2212 |
FLOAT_BINOP(add) |
2213 |
FLOAT_BINOP(sub) |
2214 |
FLOAT_BINOP(mul) |
2215 |
FLOAT_BINOP(div) |
2216 |
#undef FLOAT_BINOP
|
2217 |
|
2218 |
FLOAT_OP(addr, ps) |
2219 |
{ |
2220 |
set_float_exception_flags(0, &env->fp_status);
|
2221 |
FST2 = float32_add (FST0, FSTH0, &env->fp_status); |
2222 |
FSTH2 = float32_add (FST1, FSTH1, &env->fp_status); |
2223 |
update_fcr31(); |
2224 |
DEBUG_FPU_STATE(); |
2225 |
RETURN(); |
2226 |
} |
2227 |
|
2228 |
/* ternary operations */
|
2229 |
#define FLOAT_TERNOP(name1, name2) \
|
2230 |
FLOAT_OP(name1 ## name2, d) \ |
2231 |
{ \ |
2232 |
FDT0 = float64_ ## name1 (FDT0, FDT1, &env->fp_status); \ |
2233 |
FDT2 = float64_ ## name2 (FDT0, FDT2, &env->fp_status); \ |
2234 |
DEBUG_FPU_STATE(); \ |
2235 |
RETURN(); \ |
2236 |
} \ |
2237 |
FLOAT_OP(name1 ## name2, s) \ |
2238 |
{ \ |
2239 |
FST0 = float32_ ## name1 (FST0, FST1, &env->fp_status); \ |
2240 |
FST2 = float32_ ## name2 (FST0, FST2, &env->fp_status); \ |
2241 |
DEBUG_FPU_STATE(); \ |
2242 |
RETURN(); \ |
2243 |
} \ |
2244 |
FLOAT_OP(name1 ## name2, ps) \ |
2245 |
{ \ |
2246 |
FST0 = float32_ ## name1 (FST0, FST1, &env->fp_status); \ |
2247 |
FSTH0 = float32_ ## name1 (FSTH0, FSTH1, &env->fp_status); \ |
2248 |
FST2 = float32_ ## name2 (FST0, FST2, &env->fp_status); \ |
2249 |
FSTH2 = float32_ ## name2 (FSTH0, FSTH2, &env->fp_status); \ |
2250 |
DEBUG_FPU_STATE(); \ |
2251 |
RETURN(); \ |
2252 |
} |
2253 |
FLOAT_TERNOP(mul, add) |
2254 |
FLOAT_TERNOP(mul, sub) |
2255 |
#undef FLOAT_TERNOP
|
2256 |
|
2257 |
/* negated ternary operations */
|
2258 |
#define FLOAT_NTERNOP(name1, name2) \
|
2259 |
FLOAT_OP(n ## name1 ## name2, d) \ |
2260 |
{ \ |
2261 |
FDT0 = float64_ ## name1 (FDT0, FDT1, &env->fp_status); \ |
2262 |
FDT2 = float64_ ## name2 (FDT0, FDT2, &env->fp_status); \ |
2263 |
FDT2 ^= 1ULL << 63; \ |
2264 |
DEBUG_FPU_STATE(); \ |
2265 |
RETURN(); \ |
2266 |
} \ |
2267 |
FLOAT_OP(n ## name1 ## name2, s) \ |
2268 |
{ \ |
2269 |
FST0 = float32_ ## name1 (FST0, FST1, &env->fp_status); \ |
2270 |
FST2 = float32_ ## name2 (FST0, FST2, &env->fp_status); \ |
2271 |
FST2 ^= 1 << 31; \ |
2272 |
DEBUG_FPU_STATE(); \ |
2273 |
RETURN(); \ |
2274 |
} \ |
2275 |
FLOAT_OP(n ## name1 ## name2, ps) \ |
2276 |
{ \ |
2277 |
FST0 = float32_ ## name1 (FST0, FST1, &env->fp_status); \ |
2278 |
FSTH0 = float32_ ## name1 (FSTH0, FSTH1, &env->fp_status); \ |
2279 |
FST2 = float32_ ## name2 (FST0, FST2, &env->fp_status); \ |
2280 |
FSTH2 = float32_ ## name2 (FSTH0, FSTH2, &env->fp_status); \ |
2281 |
FST2 ^= 1 << 31; \ |
2282 |
FSTH2 ^= 1 << 31; \ |
2283 |
DEBUG_FPU_STATE(); \ |
2284 |
RETURN(); \ |
2285 |
} |
2286 |
FLOAT_NTERNOP(mul, add) |
2287 |
FLOAT_NTERNOP(mul, sub) |
2288 |
#undef FLOAT_NTERNOP
|
2289 |
|
2290 |
/* unary operations, modifying fp status */
|
2291 |
#define FLOAT_UNOP(name) \
|
2292 |
FLOAT_OP(name, d) \ |
2293 |
{ \ |
2294 |
FDT2 = float64_ ## name(FDT0, &env->fp_status); \ |
2295 |
DEBUG_FPU_STATE(); \ |
2296 |
RETURN(); \ |
2297 |
} \ |
2298 |
FLOAT_OP(name, s) \ |
2299 |
{ \ |
2300 |
FST2 = float32_ ## name(FST0, &env->fp_status); \ |
2301 |
DEBUG_FPU_STATE(); \ |
2302 |
RETURN(); \ |
2303 |
} \ |
2304 |
FLOAT_OP(name, ps) \ |
2305 |
{ \ |
2306 |
FST2 = float32_ ## name(FST0, &env->fp_status); \ |
2307 |
FSTH2 = float32_ ## name(FSTH0, &env->fp_status); \ |
2308 |
DEBUG_FPU_STATE(); \ |
2309 |
RETURN(); \ |
2310 |
} |
2311 |
FLOAT_UNOP(sqrt) |
2312 |
#undef FLOAT_UNOP
|
2313 |
|
2314 |
/* unary operations, not modifying fp status */
|
2315 |
#define FLOAT_UNOP(name) \
|
2316 |
FLOAT_OP(name, d) \ |
2317 |
{ \ |
2318 |
FDT2 = float64_ ## name(FDT0); \ |
2319 |
DEBUG_FPU_STATE(); \ |
2320 |
RETURN(); \ |
2321 |
} \ |
2322 |
FLOAT_OP(name, s) \ |
2323 |
{ \ |
2324 |
FST2 = float32_ ## name(FST0); \ |
2325 |
DEBUG_FPU_STATE(); \ |
2326 |
RETURN(); \ |
2327 |
} \ |
2328 |
FLOAT_OP(name, ps) \ |
2329 |
{ \ |
2330 |
FST2 = float32_ ## name(FST0); \ |
2331 |
FSTH2 = float32_ ## name(FSTH0); \ |
2332 |
DEBUG_FPU_STATE(); \ |
2333 |
RETURN(); \ |
2334 |
} |
2335 |
FLOAT_UNOP(abs) |
2336 |
FLOAT_UNOP(chs) |
2337 |
#undef FLOAT_UNOP
|
2338 |
|
2339 |
FLOAT_OP(mov, d) |
2340 |
{ |
2341 |
FDT2 = FDT0; |
2342 |
DEBUG_FPU_STATE(); |
2343 |
RETURN(); |
2344 |
} |
2345 |
FLOAT_OP(mov, s) |
2346 |
{ |
2347 |
FST2 = FST0; |
2348 |
DEBUG_FPU_STATE(); |
2349 |
RETURN(); |
2350 |
} |
2351 |
FLOAT_OP(mov, ps) |
2352 |
{ |
2353 |
FST2 = FST0; |
2354 |
FSTH2 = FSTH0; |
2355 |
DEBUG_FPU_STATE(); |
2356 |
RETURN(); |
2357 |
} |
2358 |
FLOAT_OP(alnv, ps) |
2359 |
{ |
2360 |
switch (T0 & 0x7) { |
2361 |
case 0: |
2362 |
FST2 = FST0; |
2363 |
FSTH2 = FSTH0; |
2364 |
break;
|
2365 |
case 4: |
2366 |
#ifdef TARGET_WORDS_BIGENDIAN
|
2367 |
FSTH2 = FST0; |
2368 |
FST2 = FSTH1; |
2369 |
#else
|
2370 |
FSTH2 = FST1; |
2371 |
FST2 = FSTH0; |
2372 |
#endif
|
2373 |
break;
|
2374 |
default: /* unpredictable */ |
2375 |
break;
|
2376 |
} |
2377 |
DEBUG_FPU_STATE(); |
2378 |
RETURN(); |
2379 |
} |
2380 |
|
2381 |
#ifdef CONFIG_SOFTFLOAT
|
2382 |
#define clear_invalid() do { \ |
2383 |
int flags = get_float_exception_flags(&env->fp_status); \
|
2384 |
flags &= ~float_flag_invalid; \ |
2385 |
set_float_exception_flags(flags, &env->fp_status); \ |
2386 |
} while(0) |
2387 |
#else
|
2388 |
#define clear_invalid() do { } while(0) |
2389 |
#endif
|
2390 |
|
2391 |
extern void dump_fpu_s(CPUState *env); |
2392 |
|
2393 |
#define FOP_COND_D(op, cond) \
|
2394 |
void op_cmp_d_ ## op (void) \ |
2395 |
{ \ |
2396 |
int c = cond; \
|
2397 |
update_fcr31(); \ |
2398 |
if (c) \
|
2399 |
SET_FP_COND(PARAM1, env); \ |
2400 |
else \
|
2401 |
CLEAR_FP_COND(PARAM1, env); \ |
2402 |
DEBUG_FPU_STATE(); \ |
2403 |
RETURN(); \ |
2404 |
} \ |
2405 |
void op_cmpabs_d_ ## op (void) \ |
2406 |
{ \ |
2407 |
int c; \
|
2408 |
FDT0 &= ~(1ULL << 63); \ |
2409 |
FDT1 &= ~(1ULL << 63); \ |
2410 |
c = cond; \ |
2411 |
update_fcr31(); \ |
2412 |
if (c) \
|
2413 |
SET_FP_COND(PARAM1, env); \ |
2414 |
else \
|
2415 |
CLEAR_FP_COND(PARAM1, env); \ |
2416 |
DEBUG_FPU_STATE(); \ |
2417 |
RETURN(); \ |
2418 |
} |
2419 |
|
2420 |
int float64_is_unordered(int sig, float64 a, float64 b STATUS_PARAM) |
2421 |
{ |
2422 |
if (float64_is_signaling_nan(a) ||
|
2423 |
float64_is_signaling_nan(b) || |
2424 |
(sig && (float64_is_nan(a) || float64_is_nan(b)))) { |
2425 |
float_raise(float_flag_invalid, status); |
2426 |
return 1; |
2427 |
} else if (float64_is_nan(a) || float64_is_nan(b)) { |
2428 |
return 1; |
2429 |
} else {
|
2430 |
return 0; |
2431 |
} |
2432 |
} |
2433 |
|
2434 |
/* NOTE: the comma operator will make "cond" to eval to false,
|
2435 |
* but float*_is_unordered() is still called. */
|
2436 |
FOP_COND_D(f, (float64_is_unordered(0, FDT1, FDT0, &env->fp_status), 0)) |
2437 |
FOP_COND_D(un, float64_is_unordered(0, FDT1, FDT0, &env->fp_status))
|
2438 |
FOP_COND_D(eq, !float64_is_unordered(0, FDT1, FDT0, &env->fp_status) && float64_eq(FDT0, FDT1, &env->fp_status))
|
2439 |
FOP_COND_D(ueq, float64_is_unordered(0, FDT1, FDT0, &env->fp_status) || float64_eq(FDT0, FDT1, &env->fp_status))
|
2440 |
FOP_COND_D(olt, !float64_is_unordered(0, FDT1, FDT0, &env->fp_status) && float64_lt(FDT0, FDT1, &env->fp_status))
|
2441 |
FOP_COND_D(ult, float64_is_unordered(0, FDT1, FDT0, &env->fp_status) || float64_lt(FDT0, FDT1, &env->fp_status))
|
2442 |
FOP_COND_D(ole, !float64_is_unordered(0, FDT1, FDT0, &env->fp_status) && float64_le(FDT0, FDT1, &env->fp_status))
|
2443 |
FOP_COND_D(ule, float64_is_unordered(0, FDT1, FDT0, &env->fp_status) || float64_le(FDT0, FDT1, &env->fp_status))
|
2444 |
/* NOTE: the comma operator will make "cond" to eval to false,
|
2445 |
* but float*_is_unordered() is still called. */
|
2446 |
FOP_COND_D(sf, (float64_is_unordered(1, FDT1, FDT0, &env->fp_status), 0)) |
2447 |
FOP_COND_D(ngle,float64_is_unordered(1, FDT1, FDT0, &env->fp_status))
|
2448 |
FOP_COND_D(seq, !float64_is_unordered(1, FDT1, FDT0, &env->fp_status) && float64_eq(FDT0, FDT1, &env->fp_status))
|
2449 |
FOP_COND_D(ngl, float64_is_unordered(1, FDT1, FDT0, &env->fp_status) || float64_eq(FDT0, FDT1, &env->fp_status))
|
2450 |
FOP_COND_D(lt, !float64_is_unordered(1, FDT1, FDT0, &env->fp_status) && float64_lt(FDT0, FDT1, &env->fp_status))
|
2451 |
FOP_COND_D(nge, float64_is_unordered(1, FDT1, FDT0, &env->fp_status) || float64_lt(FDT0, FDT1, &env->fp_status))
|
2452 |
FOP_COND_D(le, !float64_is_unordered(1, FDT1, FDT0, &env->fp_status) && float64_le(FDT0, FDT1, &env->fp_status))
|
2453 |
FOP_COND_D(ngt, float64_is_unordered(1, FDT1, FDT0, &env->fp_status) || float64_le(FDT0, FDT1, &env->fp_status))
|
2454 |
|
2455 |
#define FOP_COND_S(op, cond) \
|
2456 |
void op_cmp_s_ ## op (void) \ |
2457 |
{ \ |
2458 |
int c = cond; \
|
2459 |
update_fcr31(); \ |
2460 |
if (c) \
|
2461 |
SET_FP_COND(PARAM1, env); \ |
2462 |
else \
|
2463 |
CLEAR_FP_COND(PARAM1, env); \ |
2464 |
DEBUG_FPU_STATE(); \ |
2465 |
RETURN(); \ |
2466 |
} \ |
2467 |
void op_cmpabs_s_ ## op (void) \ |
2468 |
{ \ |
2469 |
int c; \
|
2470 |
FST0 &= ~(1 << 31); \ |
2471 |
FST1 &= ~(1 << 31); \ |
2472 |
c = cond; \ |
2473 |
update_fcr31(); \ |
2474 |
if (c) \
|
2475 |
SET_FP_COND(PARAM1, env); \ |
2476 |
else \
|
2477 |
CLEAR_FP_COND(PARAM1, env); \ |
2478 |
DEBUG_FPU_STATE(); \ |
2479 |
RETURN(); \ |
2480 |
} |
2481 |
|
2482 |
flag float32_is_unordered(int sig, float32 a, float32 b STATUS_PARAM)
|
2483 |
{ |
2484 |
extern flag float32_is_nan(float32 a);
|
2485 |
if (float32_is_signaling_nan(a) ||
|
2486 |
float32_is_signaling_nan(b) || |
2487 |
(sig && (float32_is_nan(a) || float32_is_nan(b)))) { |
2488 |
float_raise(float_flag_invalid, status); |
2489 |
return 1; |
2490 |
} else if (float32_is_nan(a) || float32_is_nan(b)) { |
2491 |
return 1; |
2492 |
} else {
|
2493 |
return 0; |
2494 |
} |
2495 |
} |
2496 |
|
2497 |
/* NOTE: the comma operator will make "cond" to eval to false,
|
2498 |
* but float*_is_unordered() is still called. */
|
2499 |
FOP_COND_S(f, (float32_is_unordered(0, FST1, FST0, &env->fp_status), 0)) |
2500 |
FOP_COND_S(un, float32_is_unordered(0, FST1, FST0, &env->fp_status))
|
2501 |
FOP_COND_S(eq, !float32_is_unordered(0, FST1, FST0, &env->fp_status) && float32_eq(FST0, FST1, &env->fp_status))
|
2502 |
FOP_COND_S(ueq, float32_is_unordered(0, FST1, FST0, &env->fp_status) || float32_eq(FST0, FST1, &env->fp_status))
|
2503 |
FOP_COND_S(olt, !float32_is_unordered(0, FST1, FST0, &env->fp_status) && float32_lt(FST0, FST1, &env->fp_status))
|
2504 |
FOP_COND_S(ult, float32_is_unordered(0, FST1, FST0, &env->fp_status) || float32_lt(FST0, FST1, &env->fp_status))
|
2505 |
FOP_COND_S(ole, !float32_is_unordered(0, FST1, FST0, &env->fp_status) && float32_le(FST0, FST1, &env->fp_status))
|
2506 |
FOP_COND_S(ule, float32_is_unordered(0, FST1, FST0, &env->fp_status) || float32_le(FST0, FST1, &env->fp_status))
|
2507 |
/* NOTE: the comma operator will make "cond" to eval to false,
|
2508 |
* but float*_is_unordered() is still called. */
|
2509 |
FOP_COND_S(sf, (float32_is_unordered(1, FST1, FST0, &env->fp_status), 0)) |
2510 |
FOP_COND_S(ngle,float32_is_unordered(1, FST1, FST0, &env->fp_status))
|
2511 |
FOP_COND_S(seq, !float32_is_unordered(1, FST1, FST0, &env->fp_status) && float32_eq(FST0, FST1, &env->fp_status))
|
2512 |
FOP_COND_S(ngl, float32_is_unordered(1, FST1, FST0, &env->fp_status) || float32_eq(FST0, FST1, &env->fp_status))
|
2513 |
FOP_COND_S(lt, !float32_is_unordered(1, FST1, FST0, &env->fp_status) && float32_lt(FST0, FST1, &env->fp_status))
|
2514 |
FOP_COND_S(nge, float32_is_unordered(1, FST1, FST0, &env->fp_status) || float32_lt(FST0, FST1, &env->fp_status))
|
2515 |
FOP_COND_S(le, !float32_is_unordered(1, FST1, FST0, &env->fp_status) && float32_le(FST0, FST1, &env->fp_status))
|
2516 |
FOP_COND_S(ngt, float32_is_unordered(1, FST1, FST0, &env->fp_status) || float32_le(FST0, FST1, &env->fp_status))
|
2517 |
|
2518 |
#define FOP_COND_PS(op, condl, condh) \
|
2519 |
void op_cmp_ps_ ## op (void) \ |
2520 |
{ \ |
2521 |
int cl = condl; \
|
2522 |
int ch = condh; \
|
2523 |
update_fcr31(); \ |
2524 |
if (cl) \
|
2525 |
SET_FP_COND(PARAM1, env); \ |
2526 |
else \
|
2527 |
CLEAR_FP_COND(PARAM1, env); \ |
2528 |
if (ch) \
|
2529 |
SET_FP_COND(PARAM1 + 1, env); \
|
2530 |
else \
|
2531 |
CLEAR_FP_COND(PARAM1 + 1, env); \
|
2532 |
DEBUG_FPU_STATE(); \ |
2533 |
RETURN(); \ |
2534 |
} \ |
2535 |
void op_cmpabs_ps_ ## op (void) \ |
2536 |
{ \ |
2537 |
int cl, ch; \
|
2538 |
FST0 &= ~(1 << 31); \ |
2539 |
FSTH0 &= ~(1 << 31); \ |
2540 |
FST1 &= ~(1 << 31); \ |
2541 |
FSTH1 &= ~(1 << 31); \ |
2542 |
cl = condl; \ |
2543 |
ch = condh; \ |
2544 |
update_fcr31(); \ |
2545 |
if (cl) \
|
2546 |
SET_FP_COND(PARAM1, env); \ |
2547 |
else \
|
2548 |
CLEAR_FP_COND(PARAM1, env); \ |
2549 |
if (ch) \
|
2550 |
SET_FP_COND(PARAM1 + 1, env); \
|
2551 |
else \
|
2552 |
CLEAR_FP_COND(PARAM1 + 1, env); \
|
2553 |
DEBUG_FPU_STATE(); \ |
2554 |
RETURN(); \ |
2555 |
} |
2556 |
|
2557 |
/* NOTE: the comma operator will make "cond" to eval to false,
|
2558 |
* but float*_is_unordered() is still called. */
|
2559 |
FOP_COND_PS(f, (float32_is_unordered(0, FST1, FST0, &env->fp_status), 0), |
2560 |
(float32_is_unordered(0, FSTH1, FSTH0, &env->fp_status), 0)) |
2561 |
FOP_COND_PS(un, float32_is_unordered(0, FST1, FST0, &env->fp_status),
|
2562 |
float32_is_unordered(0, FSTH1, FSTH0, &env->fp_status))
|
2563 |
FOP_COND_PS(eq, !float32_is_unordered(0, FST1, FST0, &env->fp_status) && float32_eq(FST0, FST1, &env->fp_status),
|
2564 |
!float32_is_unordered(0, FSTH1, FSTH0, &env->fp_status) && float32_eq(FSTH0, FSTH1, &env->fp_status))
|
2565 |
FOP_COND_PS(ueq, float32_is_unordered(0, FST1, FST0, &env->fp_status) || float32_eq(FST0, FST1, &env->fp_status),
|
2566 |
float32_is_unordered(0, FSTH1, FSTH0, &env->fp_status) || float32_eq(FSTH0, FSTH1, &env->fp_status))
|
2567 |
FOP_COND_PS(olt, !float32_is_unordered(0, FST1, FST0, &env->fp_status) && float32_lt(FST0, FST1, &env->fp_status),
|
2568 |
!float32_is_unordered(0, FSTH1, FSTH0, &env->fp_status) && float32_lt(FSTH0, FSTH1, &env->fp_status))
|
2569 |
FOP_COND_PS(ult, float32_is_unordered(0, FST1, FST0, &env->fp_status) || float32_lt(FST0, FST1, &env->fp_status),
|
2570 |
float32_is_unordered(0, FSTH1, FSTH0, &env->fp_status) || float32_lt(FSTH0, FSTH1, &env->fp_status))
|
2571 |
FOP_COND_PS(ole, !float32_is_unordered(0, FST1, FST0, &env->fp_status) && float32_le(FST0, FST1, &env->fp_status),
|
2572 |
!float32_is_unordered(0, FSTH1, FSTH0, &env->fp_status) && float32_le(FSTH0, FSTH1, &env->fp_status))
|
2573 |
FOP_COND_PS(ule, float32_is_unordered(0, FST1, FST0, &env->fp_status) || float32_le(FST0, FST1, &env->fp_status),
|
2574 |
float32_is_unordered(0, FSTH1, FSTH0, &env->fp_status) || float32_le(FSTH0, FSTH1, &env->fp_status))
|
2575 |
/* NOTE: the comma operator will make "cond" to eval to false,
|
2576 |
* but float*_is_unordered() is still called. */
|
2577 |
FOP_COND_PS(sf, (float32_is_unordered(1, FST1, FST0, &env->fp_status), 0), |
2578 |
(float32_is_unordered(1, FSTH1, FSTH0, &env->fp_status), 0)) |
2579 |
FOP_COND_PS(ngle,float32_is_unordered(1, FST1, FST0, &env->fp_status),
|
2580 |
float32_is_unordered(1, FSTH1, FSTH0, &env->fp_status))
|
2581 |
FOP_COND_PS(seq, !float32_is_unordered(1, FST1, FST0, &env->fp_status) && float32_eq(FST0, FST1, &env->fp_status),
|
2582 |
!float32_is_unordered(1, FSTH1, FSTH0, &env->fp_status) && float32_eq(FSTH0, FSTH1, &env->fp_status))
|
2583 |
FOP_COND_PS(ngl, float32_is_unordered(1, FST1, FST0, &env->fp_status) || float32_eq(FST0, FST1, &env->fp_status),
|
2584 |
float32_is_unordered(1, FSTH1, FSTH0, &env->fp_status) || float32_eq(FSTH0, FSTH1, &env->fp_status))
|
2585 |
FOP_COND_PS(lt, !float32_is_unordered(1, FST1, FST0, &env->fp_status) && float32_lt(FST0, FST1, &env->fp_status),
|
2586 |
!float32_is_unordered(1, FSTH1, FSTH0, &env->fp_status) && float32_lt(FSTH0, FSTH1, &env->fp_status))
|
2587 |
FOP_COND_PS(nge, float32_is_unordered(1, FST1, FST0, &env->fp_status) || float32_lt(FST0, FST1, &env->fp_status),
|
2588 |
float32_is_unordered(1, FSTH1, FSTH0, &env->fp_status) || float32_lt(FSTH0, FSTH1, &env->fp_status))
|
2589 |
FOP_COND_PS(le, !float32_is_unordered(1, FST1, FST0, &env->fp_status) && float32_le(FST0, FST1, &env->fp_status),
|
2590 |
!float32_is_unordered(1, FSTH1, FSTH0, &env->fp_status) && float32_le(FSTH0, FSTH1, &env->fp_status))
|
2591 |
FOP_COND_PS(ngt, float32_is_unordered(1, FST1, FST0, &env->fp_status) || float32_le(FST0, FST1, &env->fp_status),
|
2592 |
float32_is_unordered(1, FSTH1, FSTH0, &env->fp_status) || float32_le(FSTH0, FSTH1, &env->fp_status))
|
2593 |
|
2594 |
void op_bc1f (void) |
2595 |
{ |
2596 |
T0 = !IS_FP_COND_SET(PARAM1, env); |
2597 |
DEBUG_FPU_STATE(); |
2598 |
RETURN(); |
2599 |
} |
2600 |
void op_bc1fany2 (void) |
2601 |
{ |
2602 |
T0 = (!IS_FP_COND_SET(PARAM1, env) || |
2603 |
!IS_FP_COND_SET(PARAM1 + 1, env));
|
2604 |
DEBUG_FPU_STATE(); |
2605 |
RETURN(); |
2606 |
} |
2607 |
void op_bc1fany4 (void) |
2608 |
{ |
2609 |
T0 = (!IS_FP_COND_SET(PARAM1, env) || |
2610 |
!IS_FP_COND_SET(PARAM1 + 1, env) ||
|
2611 |
!IS_FP_COND_SET(PARAM1 + 2, env) ||
|
2612 |
!IS_FP_COND_SET(PARAM1 + 3, env));
|
2613 |
DEBUG_FPU_STATE(); |
2614 |
RETURN(); |
2615 |
} |
2616 |
|
2617 |
void op_bc1t (void) |
2618 |
{ |
2619 |
T0 = IS_FP_COND_SET(PARAM1, env); |
2620 |
DEBUG_FPU_STATE(); |
2621 |
RETURN(); |
2622 |
} |
2623 |
void op_bc1tany2 (void) |
2624 |
{ |
2625 |
T0 = (IS_FP_COND_SET(PARAM1, env) || |
2626 |
IS_FP_COND_SET(PARAM1 + 1, env));
|
2627 |
DEBUG_FPU_STATE(); |
2628 |
RETURN(); |
2629 |
} |
2630 |
void op_bc1tany4 (void) |
2631 |
{ |
2632 |
T0 = (IS_FP_COND_SET(PARAM1, env) || |
2633 |
IS_FP_COND_SET(PARAM1 + 1, env) ||
|
2634 |
IS_FP_COND_SET(PARAM1 + 2, env) ||
|
2635 |
IS_FP_COND_SET(PARAM1 + 3, env));
|
2636 |
DEBUG_FPU_STATE(); |
2637 |
RETURN(); |
2638 |
} |
2639 |
|
2640 |
void op_tlbwi (void) |
2641 |
{ |
2642 |
CALL_FROM_TB0(env->do_tlbwi); |
2643 |
RETURN(); |
2644 |
} |
2645 |
|
2646 |
void op_tlbwr (void) |
2647 |
{ |
2648 |
CALL_FROM_TB0(env->do_tlbwr); |
2649 |
RETURN(); |
2650 |
} |
2651 |
|
2652 |
void op_tlbp (void) |
2653 |
{ |
2654 |
CALL_FROM_TB0(env->do_tlbp); |
2655 |
RETURN(); |
2656 |
} |
2657 |
|
2658 |
void op_tlbr (void) |
2659 |
{ |
2660 |
CALL_FROM_TB0(env->do_tlbr); |
2661 |
RETURN(); |
2662 |
} |
2663 |
|
2664 |
/* Specials */
|
2665 |
#if defined (CONFIG_USER_ONLY)
|
2666 |
void op_tls_value (void) |
2667 |
{ |
2668 |
T0 = env->tls_value; |
2669 |
} |
2670 |
#endif
|
2671 |
|
2672 |
void op_pmon (void) |
2673 |
{ |
2674 |
CALL_FROM_TB1(do_pmon, PARAM1); |
2675 |
RETURN(); |
2676 |
} |
2677 |
|
2678 |
void op_di (void) |
2679 |
{ |
2680 |
T0 = env->CP0_Status; |
2681 |
env->CP0_Status = T0 & ~(1 << CP0St_IE);
|
2682 |
CALL_FROM_TB1(cpu_mips_update_irq, env); |
2683 |
RETURN(); |
2684 |
} |
2685 |
|
2686 |
void op_ei (void) |
2687 |
{ |
2688 |
T0 = env->CP0_Status; |
2689 |
env->CP0_Status = T0 | (1 << CP0St_IE);
|
2690 |
CALL_FROM_TB1(cpu_mips_update_irq, env); |
2691 |
RETURN(); |
2692 |
} |
2693 |
|
2694 |
void op_trap (void) |
2695 |
{ |
2696 |
if (T0) {
|
2697 |
CALL_FROM_TB1(do_raise_exception, EXCP_TRAP); |
2698 |
} |
2699 |
RETURN(); |
2700 |
} |
2701 |
|
2702 |
void op_debug (void) |
2703 |
{ |
2704 |
CALL_FROM_TB1(do_raise_exception, EXCP_DEBUG); |
2705 |
RETURN(); |
2706 |
} |
2707 |
|
2708 |
void op_set_lladdr (void) |
2709 |
{ |
2710 |
env->CP0_LLAddr = T2; |
2711 |
RETURN(); |
2712 |
} |
2713 |
|
2714 |
void debug_pre_eret (void); |
2715 |
void debug_post_eret (void); |
2716 |
void op_eret (void) |
2717 |
{ |
2718 |
if (loglevel & CPU_LOG_EXEC)
|
2719 |
CALL_FROM_TB0(debug_pre_eret); |
2720 |
if (env->CP0_Status & (1 << CP0St_ERL)) { |
2721 |
env->PC = env->CP0_ErrorEPC; |
2722 |
env->CP0_Status &= ~(1 << CP0St_ERL);
|
2723 |
} else {
|
2724 |
env->PC = env->CP0_EPC; |
2725 |
env->CP0_Status &= ~(1 << CP0St_EXL);
|
2726 |
} |
2727 |
if (!(env->CP0_Status & (1 << CP0St_EXL)) && |
2728 |
!(env->CP0_Status & (1 << CP0St_ERL)) &&
|
2729 |
!(env->hflags & MIPS_HFLAG_DM) && |
2730 |
(env->CP0_Status & (1 << CP0St_UM)))
|
2731 |
env->hflags |= MIPS_HFLAG_UM; |
2732 |
if (loglevel & CPU_LOG_EXEC)
|
2733 |
CALL_FROM_TB0(debug_post_eret); |
2734 |
env->CP0_LLAddr = 1;
|
2735 |
RETURN(); |
2736 |
} |
2737 |
|
2738 |
void op_deret (void) |
2739 |
{ |
2740 |
if (loglevel & CPU_LOG_EXEC)
|
2741 |
CALL_FROM_TB0(debug_pre_eret); |
2742 |
env->PC = env->CP0_DEPC; |
2743 |
env->hflags |= MIPS_HFLAG_DM; |
2744 |
if (!(env->CP0_Status & (1 << CP0St_EXL)) && |
2745 |
!(env->CP0_Status & (1 << CP0St_ERL)) &&
|
2746 |
!(env->hflags & MIPS_HFLAG_DM) && |
2747 |
(env->CP0_Status & (1 << CP0St_UM)))
|
2748 |
env->hflags |= MIPS_HFLAG_UM; |
2749 |
if (loglevel & CPU_LOG_EXEC)
|
2750 |
CALL_FROM_TB0(debug_post_eret); |
2751 |
env->CP0_LLAddr = 1;
|
2752 |
RETURN(); |
2753 |
} |
2754 |
|
2755 |
void op_rdhwr_cpunum(void) |
2756 |
{ |
2757 |
if (!(env->hflags & MIPS_HFLAG_UM) ||
|
2758 |
(env->CP0_HWREna & (1 << 0)) || |
2759 |
(env->CP0_Status & (1 << CP0St_CU0)))
|
2760 |
T0 = env->CP0_EBase & 0x3ff;
|
2761 |
else
|
2762 |
CALL_FROM_TB1(do_raise_exception, EXCP_RI); |
2763 |
RETURN(); |
2764 |
} |
2765 |
|
2766 |
void op_rdhwr_synci_step(void) |
2767 |
{ |
2768 |
if (!(env->hflags & MIPS_HFLAG_UM) ||
|
2769 |
(env->CP0_HWREna & (1 << 1)) || |
2770 |
(env->CP0_Status & (1 << CP0St_CU0)))
|
2771 |
T0 = env->SYNCI_Step; |
2772 |
else
|
2773 |
CALL_FROM_TB1(do_raise_exception, EXCP_RI); |
2774 |
RETURN(); |
2775 |
} |
2776 |
|
2777 |
void op_rdhwr_cc(void) |
2778 |
{ |
2779 |
if (!(env->hflags & MIPS_HFLAG_UM) ||
|
2780 |
(env->CP0_HWREna & (1 << 2)) || |
2781 |
(env->CP0_Status & (1 << CP0St_CU0)))
|
2782 |
T0 = env->CP0_Count; |
2783 |
else
|
2784 |
CALL_FROM_TB1(do_raise_exception, EXCP_RI); |
2785 |
RETURN(); |
2786 |
} |
2787 |
|
2788 |
void op_rdhwr_ccres(void) |
2789 |
{ |
2790 |
if (!(env->hflags & MIPS_HFLAG_UM) ||
|
2791 |
(env->CP0_HWREna & (1 << 3)) || |
2792 |
(env->CP0_Status & (1 << CP0St_CU0)))
|
2793 |
T0 = env->CCRes; |
2794 |
else
|
2795 |
CALL_FROM_TB1(do_raise_exception, EXCP_RI); |
2796 |
RETURN(); |
2797 |
} |
2798 |
|
2799 |
void op_save_state (void) |
2800 |
{ |
2801 |
env->hflags = PARAM1; |
2802 |
RETURN(); |
2803 |
} |
2804 |
|
2805 |
void op_save_pc (void) |
2806 |
{ |
2807 |
env->PC = PARAM1; |
2808 |
RETURN(); |
2809 |
} |
2810 |
|
2811 |
void op_save_fp_status (void) |
2812 |
{ |
2813 |
union fps {
|
2814 |
uint32_t i; |
2815 |
float_status f; |
2816 |
} fps; |
2817 |
fps.i = PARAM1; |
2818 |
env->fp_status = fps.f; |
2819 |
RETURN(); |
2820 |
} |
2821 |
|
2822 |
void op_interrupt_restart (void) |
2823 |
{ |
2824 |
if (!(env->CP0_Status & (1 << CP0St_EXL)) && |
2825 |
!(env->CP0_Status & (1 << CP0St_ERL)) &&
|
2826 |
!(env->hflags & MIPS_HFLAG_DM) && |
2827 |
(env->CP0_Status & (1 << CP0St_IE)) &&
|
2828 |
(env->CP0_Status & env->CP0_Cause & CP0Ca_IP_mask)) { |
2829 |
env->CP0_Cause &= ~(0x1f << CP0Ca_EC);
|
2830 |
CALL_FROM_TB1(do_raise_exception, EXCP_EXT_INTERRUPT); |
2831 |
} |
2832 |
RETURN(); |
2833 |
} |
2834 |
|
2835 |
void op_raise_exception (void) |
2836 |
{ |
2837 |
CALL_FROM_TB1(do_raise_exception, PARAM1); |
2838 |
RETURN(); |
2839 |
} |
2840 |
|
2841 |
void op_raise_exception_err (void) |
2842 |
{ |
2843 |
CALL_FROM_TB2(do_raise_exception_err, PARAM1, PARAM2); |
2844 |
RETURN(); |
2845 |
} |
2846 |
|
2847 |
void op_exit_tb (void) |
2848 |
{ |
2849 |
EXIT_TB(); |
2850 |
RETURN(); |
2851 |
} |
2852 |
|
2853 |
void op_wait (void) |
2854 |
{ |
2855 |
env->halted = 1;
|
2856 |
CALL_FROM_TB1(do_raise_exception, EXCP_HLT); |
2857 |
RETURN(); |
2858 |
} |
2859 |
|
2860 |
/* Bitfield operations. */
|
2861 |
void op_ext(void) |
2862 |
{ |
2863 |
unsigned int pos = PARAM1; |
2864 |
unsigned int size = PARAM2; |
2865 |
|
2866 |
T0 = ((uint32_t)T1 >> pos) & ((size < 32) ? ((1 << size) - 1) : ~0); |
2867 |
RETURN(); |
2868 |
} |
2869 |
|
2870 |
void op_ins(void) |
2871 |
{ |
2872 |
unsigned int pos = PARAM1; |
2873 |
unsigned int size = PARAM2; |
2874 |
target_ulong mask = ((size < 32) ? ((1 << size) - 1) : ~0) << pos; |
2875 |
|
2876 |
T0 = (T0 & ~mask) | (((uint32_t)T1 << pos) & mask); |
2877 |
RETURN(); |
2878 |
} |
2879 |
|
2880 |
void op_wsbh(void) |
2881 |
{ |
2882 |
T0 = ((T1 << 8) & ~0x00FF00FF) | ((T1 >> 8) & 0x00FF00FF); |
2883 |
RETURN(); |
2884 |
} |
2885 |
|
2886 |
#ifdef TARGET_MIPS64
|
2887 |
void op_dext(void) |
2888 |
{ |
2889 |
unsigned int pos = PARAM1; |
2890 |
unsigned int size = PARAM2; |
2891 |
|
2892 |
T0 = (T1 >> pos) & ((size < 32) ? ((1 << size) - 1) : ~0); |
2893 |
RETURN(); |
2894 |
} |
2895 |
|
2896 |
void op_dins(void) |
2897 |
{ |
2898 |
unsigned int pos = PARAM1; |
2899 |
unsigned int size = PARAM2; |
2900 |
target_ulong mask = ((size < 32) ? ((1 << size) - 1) : ~0) << pos; |
2901 |
|
2902 |
T0 = (T0 & ~mask) | ((T1 << pos) & mask); |
2903 |
RETURN(); |
2904 |
} |
2905 |
|
2906 |
void op_dsbh(void) |
2907 |
{ |
2908 |
T0 = ((T1 << 8) & ~0x00FF00FF00FF00FFULL) | ((T1 >> 8) & 0x00FF00FF00FF00FFULL); |
2909 |
RETURN(); |
2910 |
} |
2911 |
|
2912 |
void op_dshd(void) |
2913 |
{ |
2914 |
T0 = ((T1 << 16) & ~0x0000FFFF0000FFFFULL) | ((T1 >> 16) & 0x0000FFFF0000FFFFULL); |
2915 |
RETURN(); |
2916 |
} |
2917 |
#endif
|
2918 |
|
2919 |
void op_seb(void) |
2920 |
{ |
2921 |
T0 = ((T1 & 0xFF) ^ 0x80) - 0x80; |
2922 |
RETURN(); |
2923 |
} |
2924 |
|
2925 |
void op_seh(void) |
2926 |
{ |
2927 |
T0 = ((T1 & 0xFFFF) ^ 0x8000) - 0x8000; |
2928 |
RETURN(); |
2929 |
} |