root / target-m68k / translate.c @ 351326a6
History | View | Annotate | Download (78.9 kB)
1 | e6e5906b | pbrook | /*
|
---|---|---|---|
2 | e6e5906b | pbrook | * m68k translation
|
3 | 5fafdf24 | ths | *
|
4 | 0633879f | pbrook | * Copyright (c) 2005-2007 CodeSourcery
|
5 | e6e5906b | pbrook | * Written by Paul Brook
|
6 | e6e5906b | pbrook | *
|
7 | e6e5906b | pbrook | * This library is free software; you can redistribute it and/or
|
8 | e6e5906b | pbrook | * modify it under the terms of the GNU Lesser General Public
|
9 | e6e5906b | pbrook | * License as published by the Free Software Foundation; either
|
10 | e6e5906b | pbrook | * version 2 of the License, or (at your option) any later version.
|
11 | e6e5906b | pbrook | *
|
12 | e6e5906b | pbrook | * This library is distributed in the hope that it will be useful,
|
13 | e6e5906b | pbrook | * but WITHOUT ANY WARRANTY; without even the implied warranty of
|
14 | e6e5906b | pbrook | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
15 | e6e5906b | pbrook | * General Public License for more details.
|
16 | e6e5906b | pbrook | *
|
17 | e6e5906b | pbrook | * You should have received a copy of the GNU Lesser General Public
|
18 | 8167ee88 | Blue Swirl | * License along with this library; if not, see <http://www.gnu.org/licenses/>.
|
19 | e6e5906b | pbrook | */
|
20 | e6e5906b | pbrook | #include <stdarg.h> |
21 | e6e5906b | pbrook | #include <stdlib.h> |
22 | e6e5906b | pbrook | #include <stdio.h> |
23 | e6e5906b | pbrook | #include <string.h> |
24 | e6e5906b | pbrook | #include <inttypes.h> |
25 | e6e5906b | pbrook | |
26 | e6e5906b | pbrook | #include "config.h" |
27 | e6e5906b | pbrook | #include "cpu.h" |
28 | e6e5906b | pbrook | #include "exec-all.h" |
29 | e6e5906b | pbrook | #include "disas.h" |
30 | 57fec1fe | bellard | #include "tcg-op.h" |
31 | 79383c9c | blueswir1 | #include "qemu-log.h" |
32 | e1f3808e | pbrook | |
33 | a7812ae4 | pbrook | #include "helpers.h" |
34 | e1f3808e | pbrook | #define GEN_HELPER 1 |
35 | e1f3808e | pbrook | #include "helpers.h" |
36 | e6e5906b | pbrook | |
37 | 0633879f | pbrook | //#define DEBUG_DISPATCH 1
|
38 | 0633879f | pbrook | |
39 | 815a6742 | pbrook | /* Fake floating point. */
|
40 | 815a6742 | pbrook | #define tcg_gen_mov_f64 tcg_gen_mov_i64
|
41 | 815a6742 | pbrook | #define tcg_gen_qemu_ldf64 tcg_gen_qemu_ld64
|
42 | 815a6742 | pbrook | #define tcg_gen_qemu_stf64 tcg_gen_qemu_st64
|
43 | 815a6742 | pbrook | |
44 | e1f3808e | pbrook | #define DEFO32(name, offset) static TCGv QREG_##name; |
45 | a7812ae4 | pbrook | #define DEFO64(name, offset) static TCGv_i64 QREG_##name; |
46 | a7812ae4 | pbrook | #define DEFF64(name, offset) static TCGv_i64 QREG_##name; |
47 | e1f3808e | pbrook | #include "qregs.def" |
48 | e1f3808e | pbrook | #undef DEFO32
|
49 | e1f3808e | pbrook | #undef DEFO64
|
50 | e1f3808e | pbrook | #undef DEFF64
|
51 | e1f3808e | pbrook | |
52 | a7812ae4 | pbrook | static TCGv_ptr cpu_env;
|
53 | e1f3808e | pbrook | |
54 | e1f3808e | pbrook | static char cpu_reg_names[3*8*3 + 5*4]; |
55 | e1f3808e | pbrook | static TCGv cpu_dregs[8]; |
56 | e1f3808e | pbrook | static TCGv cpu_aregs[8]; |
57 | a7812ae4 | pbrook | static TCGv_i64 cpu_fregs[8]; |
58 | a7812ae4 | pbrook | static TCGv_i64 cpu_macc[4]; |
59 | e1f3808e | pbrook | |
60 | e1f3808e | pbrook | #define DREG(insn, pos) cpu_dregs[((insn) >> (pos)) & 7] |
61 | e1f3808e | pbrook | #define AREG(insn, pos) cpu_aregs[((insn) >> (pos)) & 7] |
62 | e1f3808e | pbrook | #define FREG(insn, pos) cpu_fregs[((insn) >> (pos)) & 7] |
63 | e1f3808e | pbrook | #define MACREG(acc) cpu_macc[acc]
|
64 | e1f3808e | pbrook | #define QREG_SP cpu_aregs[7] |
65 | e1f3808e | pbrook | |
66 | e1f3808e | pbrook | static TCGv NULL_QREG;
|
67 | a7812ae4 | pbrook | #define IS_NULL_QREG(t) (TCGV_EQUAL(t, NULL_QREG))
|
68 | e1f3808e | pbrook | /* Used to distinguish stores from bad addressing modes. */
|
69 | e1f3808e | pbrook | static TCGv store_dummy;
|
70 | e1f3808e | pbrook | |
71 | 2e70f6ef | pbrook | #include "gen-icount.h" |
72 | 2e70f6ef | pbrook | |
73 | e1f3808e | pbrook | void m68k_tcg_init(void) |
74 | e1f3808e | pbrook | { |
75 | e1f3808e | pbrook | char *p;
|
76 | e1f3808e | pbrook | int i;
|
77 | e1f3808e | pbrook | |
78 | a7812ae4 | pbrook | #define DEFO32(name, offset) QREG_##name = tcg_global_mem_new_i32(TCG_AREG0, offsetof(CPUState, offset), #name); |
79 | a7812ae4 | pbrook | #define DEFO64(name, offset) QREG_##name = tcg_global_mem_new_i64(TCG_AREG0, offsetof(CPUState, offset), #name); |
80 | e1f3808e | pbrook | #define DEFF64(name, offset) DEFO64(name, offset)
|
81 | e1f3808e | pbrook | #include "qregs.def" |
82 | e1f3808e | pbrook | #undef DEFO32
|
83 | e1f3808e | pbrook | #undef DEFO64
|
84 | e1f3808e | pbrook | #undef DEFF64
|
85 | e1f3808e | pbrook | |
86 | a7812ae4 | pbrook | cpu_env = tcg_global_reg_new_ptr(TCG_AREG0, "env");
|
87 | e1f3808e | pbrook | |
88 | e1f3808e | pbrook | p = cpu_reg_names; |
89 | e1f3808e | pbrook | for (i = 0; i < 8; i++) { |
90 | e1f3808e | pbrook | sprintf(p, "D%d", i);
|
91 | a7812ae4 | pbrook | cpu_dregs[i] = tcg_global_mem_new(TCG_AREG0, |
92 | e1f3808e | pbrook | offsetof(CPUM68KState, dregs[i]), p); |
93 | e1f3808e | pbrook | p += 3;
|
94 | e1f3808e | pbrook | sprintf(p, "A%d", i);
|
95 | a7812ae4 | pbrook | cpu_aregs[i] = tcg_global_mem_new(TCG_AREG0, |
96 | e1f3808e | pbrook | offsetof(CPUM68KState, aregs[i]), p); |
97 | e1f3808e | pbrook | p += 3;
|
98 | e1f3808e | pbrook | sprintf(p, "F%d", i);
|
99 | a7812ae4 | pbrook | cpu_fregs[i] = tcg_global_mem_new_i64(TCG_AREG0, |
100 | e1f3808e | pbrook | offsetof(CPUM68KState, fregs[i]), p); |
101 | e1f3808e | pbrook | p += 3;
|
102 | e1f3808e | pbrook | } |
103 | e1f3808e | pbrook | for (i = 0; i < 4; i++) { |
104 | e1f3808e | pbrook | sprintf(p, "ACC%d", i);
|
105 | a7812ae4 | pbrook | cpu_macc[i] = tcg_global_mem_new_i64(TCG_AREG0, |
106 | e1f3808e | pbrook | offsetof(CPUM68KState, macc[i]), p); |
107 | e1f3808e | pbrook | p += 5;
|
108 | e1f3808e | pbrook | } |
109 | e1f3808e | pbrook | |
110 | a7812ae4 | pbrook | NULL_QREG = tcg_global_mem_new(TCG_AREG0, -4, "NULL"); |
111 | a7812ae4 | pbrook | store_dummy = tcg_global_mem_new(TCG_AREG0, -8, "NULL"); |
112 | e1f3808e | pbrook | |
113 | a7812ae4 | pbrook | #define GEN_HELPER 2 |
114 | e1f3808e | pbrook | #include "helpers.h" |
115 | e1f3808e | pbrook | } |
116 | e1f3808e | pbrook | |
117 | e6e5906b | pbrook | static inline void qemu_assert(int cond, const char *msg) |
118 | e6e5906b | pbrook | { |
119 | e6e5906b | pbrook | if (!cond) {
|
120 | e6e5906b | pbrook | fprintf (stderr, "badness: %s\n", msg);
|
121 | e6e5906b | pbrook | abort(); |
122 | e6e5906b | pbrook | } |
123 | e6e5906b | pbrook | } |
124 | e6e5906b | pbrook | |
125 | e6e5906b | pbrook | /* internal defines */
|
126 | e6e5906b | pbrook | typedef struct DisasContext { |
127 | e6dbd3b3 | pbrook | CPUM68KState *env; |
128 | 510ff0b7 | pbrook | target_ulong insn_pc; /* Start of the current instruction. */
|
129 | e6e5906b | pbrook | target_ulong pc; |
130 | e6e5906b | pbrook | int is_jmp;
|
131 | e6e5906b | pbrook | int cc_op;
|
132 | 0633879f | pbrook | int user;
|
133 | e6e5906b | pbrook | uint32_t fpcr; |
134 | e6e5906b | pbrook | struct TranslationBlock *tb;
|
135 | e6e5906b | pbrook | int singlestep_enabled;
|
136 | c9bac22c | pbrook | int is_mem;
|
137 | a7812ae4 | pbrook | TCGv_i64 mactmp; |
138 | a7812ae4 | pbrook | int done_mac;
|
139 | e6e5906b | pbrook | } DisasContext; |
140 | e6e5906b | pbrook | |
141 | e6e5906b | pbrook | #define DISAS_JUMP_NEXT 4 |
142 | e6e5906b | pbrook | |
143 | 0633879f | pbrook | #if defined(CONFIG_USER_ONLY)
|
144 | 0633879f | pbrook | #define IS_USER(s) 1 |
145 | 0633879f | pbrook | #else
|
146 | 0633879f | pbrook | #define IS_USER(s) s->user
|
147 | 0633879f | pbrook | #endif
|
148 | 0633879f | pbrook | |
149 | e6e5906b | pbrook | /* XXX: move that elsewhere */
|
150 | e6e5906b | pbrook | /* ??? Fix exceptions. */
|
151 | e6e5906b | pbrook | static void *gen_throws_exception; |
152 | e6e5906b | pbrook | #define gen_last_qop NULL |
153 | e6e5906b | pbrook | |
154 | e6e5906b | pbrook | #define OS_BYTE 0 |
155 | e6e5906b | pbrook | #define OS_WORD 1 |
156 | e6e5906b | pbrook | #define OS_LONG 2 |
157 | e6e5906b | pbrook | #define OS_SINGLE 4 |
158 | e6e5906b | pbrook | #define OS_DOUBLE 5 |
159 | e6e5906b | pbrook | |
160 | e6e5906b | pbrook | typedef void (*disas_proc)(DisasContext *, uint16_t); |
161 | e6e5906b | pbrook | |
162 | 0633879f | pbrook | #ifdef DEBUG_DISPATCH
|
163 | 0633879f | pbrook | #define DISAS_INSN(name) \
|
164 | 0633879f | pbrook | static void real_disas_##name (DisasContext *s, uint16_t insn); \ |
165 | 0633879f | pbrook | static void disas_##name (DisasContext *s, uint16_t insn) { \ |
166 | 93fcfe39 | aliguori | qemu_log("Dispatch " #name "\n"); \ |
167 | 0633879f | pbrook | real_disas_##name(s, insn); } \ |
168 | 0633879f | pbrook | static void real_disas_##name (DisasContext *s, uint16_t insn) |
169 | 0633879f | pbrook | #else
|
170 | e6e5906b | pbrook | #define DISAS_INSN(name) \
|
171 | e6e5906b | pbrook | static void disas_##name (DisasContext *s, uint16_t insn) |
172 | 0633879f | pbrook | #endif
|
173 | e6e5906b | pbrook | |
174 | e6e5906b | pbrook | /* Generate a load from the specified address. Narrow values are
|
175 | e6e5906b | pbrook | sign extended to full register width. */
|
176 | e1f3808e | pbrook | static inline TCGv gen_load(DisasContext * s, int opsize, TCGv addr, int sign) |
177 | e6e5906b | pbrook | { |
178 | e1f3808e | pbrook | TCGv tmp; |
179 | e1f3808e | pbrook | int index = IS_USER(s);
|
180 | c9bac22c | pbrook | s->is_mem = 1;
|
181 | a7812ae4 | pbrook | tmp = tcg_temp_new_i32(); |
182 | e6e5906b | pbrook | switch(opsize) {
|
183 | e6e5906b | pbrook | case OS_BYTE:
|
184 | e6e5906b | pbrook | if (sign)
|
185 | e1f3808e | pbrook | tcg_gen_qemu_ld8s(tmp, addr, index); |
186 | e6e5906b | pbrook | else
|
187 | e1f3808e | pbrook | tcg_gen_qemu_ld8u(tmp, addr, index); |
188 | e6e5906b | pbrook | break;
|
189 | e6e5906b | pbrook | case OS_WORD:
|
190 | e6e5906b | pbrook | if (sign)
|
191 | e1f3808e | pbrook | tcg_gen_qemu_ld16s(tmp, addr, index); |
192 | e6e5906b | pbrook | else
|
193 | e1f3808e | pbrook | tcg_gen_qemu_ld16u(tmp, addr, index); |
194 | e6e5906b | pbrook | break;
|
195 | e6e5906b | pbrook | case OS_LONG:
|
196 | e6e5906b | pbrook | case OS_SINGLE:
|
197 | a7812ae4 | pbrook | tcg_gen_qemu_ld32u(tmp, addr, index); |
198 | e6e5906b | pbrook | break;
|
199 | e6e5906b | pbrook | default:
|
200 | e6e5906b | pbrook | qemu_assert(0, "bad load size"); |
201 | e6e5906b | pbrook | } |
202 | e6e5906b | pbrook | gen_throws_exception = gen_last_qop; |
203 | e6e5906b | pbrook | return tmp;
|
204 | e6e5906b | pbrook | } |
205 | e6e5906b | pbrook | |
206 | a7812ae4 | pbrook | static inline TCGv_i64 gen_load64(DisasContext * s, TCGv addr) |
207 | a7812ae4 | pbrook | { |
208 | a7812ae4 | pbrook | TCGv_i64 tmp; |
209 | a7812ae4 | pbrook | int index = IS_USER(s);
|
210 | a7812ae4 | pbrook | s->is_mem = 1;
|
211 | a7812ae4 | pbrook | tmp = tcg_temp_new_i64(); |
212 | a7812ae4 | pbrook | tcg_gen_qemu_ldf64(tmp, addr, index); |
213 | a7812ae4 | pbrook | gen_throws_exception = gen_last_qop; |
214 | a7812ae4 | pbrook | return tmp;
|
215 | a7812ae4 | pbrook | } |
216 | a7812ae4 | pbrook | |
217 | e6e5906b | pbrook | /* Generate a store. */
|
218 | e1f3808e | pbrook | static inline void gen_store(DisasContext *s, int opsize, TCGv addr, TCGv val) |
219 | e6e5906b | pbrook | { |
220 | e1f3808e | pbrook | int index = IS_USER(s);
|
221 | c9bac22c | pbrook | s->is_mem = 1;
|
222 | e6e5906b | pbrook | switch(opsize) {
|
223 | e6e5906b | pbrook | case OS_BYTE:
|
224 | e1f3808e | pbrook | tcg_gen_qemu_st8(val, addr, index); |
225 | e6e5906b | pbrook | break;
|
226 | e6e5906b | pbrook | case OS_WORD:
|
227 | e1f3808e | pbrook | tcg_gen_qemu_st16(val, addr, index); |
228 | e6e5906b | pbrook | break;
|
229 | e6e5906b | pbrook | case OS_LONG:
|
230 | e6e5906b | pbrook | case OS_SINGLE:
|
231 | a7812ae4 | pbrook | tcg_gen_qemu_st32(val, addr, index); |
232 | e6e5906b | pbrook | break;
|
233 | e6e5906b | pbrook | default:
|
234 | e6e5906b | pbrook | qemu_assert(0, "bad store size"); |
235 | e6e5906b | pbrook | } |
236 | e6e5906b | pbrook | gen_throws_exception = gen_last_qop; |
237 | e6e5906b | pbrook | } |
238 | e6e5906b | pbrook | |
239 | a7812ae4 | pbrook | static inline void gen_store64(DisasContext *s, TCGv addr, TCGv_i64 val) |
240 | a7812ae4 | pbrook | { |
241 | a7812ae4 | pbrook | int index = IS_USER(s);
|
242 | a7812ae4 | pbrook | s->is_mem = 1;
|
243 | a7812ae4 | pbrook | tcg_gen_qemu_stf64(val, addr, index); |
244 | a7812ae4 | pbrook | gen_throws_exception = gen_last_qop; |
245 | a7812ae4 | pbrook | } |
246 | a7812ae4 | pbrook | |
247 | e1f3808e | pbrook | typedef enum { |
248 | e1f3808e | pbrook | EA_STORE, |
249 | e1f3808e | pbrook | EA_LOADU, |
250 | e1f3808e | pbrook | EA_LOADS |
251 | e1f3808e | pbrook | } ea_what; |
252 | e1f3808e | pbrook | |
253 | e6e5906b | pbrook | /* Generate an unsigned load if VAL is 0 a signed load if val is -1,
|
254 | e6e5906b | pbrook | otherwise generate a store. */
|
255 | e1f3808e | pbrook | static TCGv gen_ldst(DisasContext *s, int opsize, TCGv addr, TCGv val, |
256 | e1f3808e | pbrook | ea_what what) |
257 | e6e5906b | pbrook | { |
258 | e1f3808e | pbrook | if (what == EA_STORE) {
|
259 | 0633879f | pbrook | gen_store(s, opsize, addr, val); |
260 | e1f3808e | pbrook | return store_dummy;
|
261 | e6e5906b | pbrook | } else {
|
262 | e1f3808e | pbrook | return gen_load(s, opsize, addr, what == EA_LOADS);
|
263 | e6e5906b | pbrook | } |
264 | e6e5906b | pbrook | } |
265 | e6e5906b | pbrook | |
266 | e6dbd3b3 | pbrook | /* Read a 32-bit immediate constant. */
|
267 | e6dbd3b3 | pbrook | static inline uint32_t read_im32(DisasContext *s) |
268 | e6dbd3b3 | pbrook | { |
269 | e6dbd3b3 | pbrook | uint32_t im; |
270 | e6dbd3b3 | pbrook | im = ((uint32_t)lduw_code(s->pc)) << 16;
|
271 | e6dbd3b3 | pbrook | s->pc += 2;
|
272 | e6dbd3b3 | pbrook | im |= lduw_code(s->pc); |
273 | e6dbd3b3 | pbrook | s->pc += 2;
|
274 | e6dbd3b3 | pbrook | return im;
|
275 | e6dbd3b3 | pbrook | } |
276 | e6dbd3b3 | pbrook | |
277 | e6dbd3b3 | pbrook | /* Calculate and address index. */
|
278 | e1f3808e | pbrook | static TCGv gen_addr_index(uint16_t ext, TCGv tmp)
|
279 | e6dbd3b3 | pbrook | { |
280 | e1f3808e | pbrook | TCGv add; |
281 | e6dbd3b3 | pbrook | int scale;
|
282 | e6dbd3b3 | pbrook | |
283 | e6dbd3b3 | pbrook | add = (ext & 0x8000) ? AREG(ext, 12) : DREG(ext, 12); |
284 | e6dbd3b3 | pbrook | if ((ext & 0x800) == 0) { |
285 | e1f3808e | pbrook | tcg_gen_ext16s_i32(tmp, add); |
286 | e6dbd3b3 | pbrook | add = tmp; |
287 | e6dbd3b3 | pbrook | } |
288 | e6dbd3b3 | pbrook | scale = (ext >> 9) & 3; |
289 | e6dbd3b3 | pbrook | if (scale != 0) { |
290 | e1f3808e | pbrook | tcg_gen_shli_i32(tmp, add, scale); |
291 | e6dbd3b3 | pbrook | add = tmp; |
292 | e6dbd3b3 | pbrook | } |
293 | e6dbd3b3 | pbrook | return add;
|
294 | e6dbd3b3 | pbrook | } |
295 | e6dbd3b3 | pbrook | |
296 | e1f3808e | pbrook | /* Handle a base + index + displacement effective addresss.
|
297 | e1f3808e | pbrook | A NULL_QREG base means pc-relative. */
|
298 | e1f3808e | pbrook | static TCGv gen_lea_indexed(DisasContext *s, int opsize, TCGv base) |
299 | e6e5906b | pbrook | { |
300 | e6e5906b | pbrook | uint32_t offset; |
301 | e6e5906b | pbrook | uint16_t ext; |
302 | e1f3808e | pbrook | TCGv add; |
303 | e1f3808e | pbrook | TCGv tmp; |
304 | e6dbd3b3 | pbrook | uint32_t bd, od; |
305 | e6e5906b | pbrook | |
306 | e6e5906b | pbrook | offset = s->pc; |
307 | 0633879f | pbrook | ext = lduw_code(s->pc); |
308 | e6e5906b | pbrook | s->pc += 2;
|
309 | e6dbd3b3 | pbrook | |
310 | e6dbd3b3 | pbrook | if ((ext & 0x800) == 0 && !m68k_feature(s->env, M68K_FEATURE_WORD_INDEX)) |
311 | e1f3808e | pbrook | return NULL_QREG;
|
312 | e6dbd3b3 | pbrook | |
313 | e6dbd3b3 | pbrook | if (ext & 0x100) { |
314 | e6dbd3b3 | pbrook | /* full extension word format */
|
315 | e6dbd3b3 | pbrook | if (!m68k_feature(s->env, M68K_FEATURE_EXT_FULL))
|
316 | e1f3808e | pbrook | return NULL_QREG;
|
317 | e6dbd3b3 | pbrook | |
318 | e6dbd3b3 | pbrook | if ((ext & 0x30) > 0x10) { |
319 | e6dbd3b3 | pbrook | /* base displacement */
|
320 | e6dbd3b3 | pbrook | if ((ext & 0x30) == 0x20) { |
321 | e6dbd3b3 | pbrook | bd = (int16_t)lduw_code(s->pc); |
322 | e6dbd3b3 | pbrook | s->pc += 2;
|
323 | e6dbd3b3 | pbrook | } else {
|
324 | e6dbd3b3 | pbrook | bd = read_im32(s); |
325 | e6dbd3b3 | pbrook | } |
326 | e6dbd3b3 | pbrook | } else {
|
327 | e6dbd3b3 | pbrook | bd = 0;
|
328 | e6dbd3b3 | pbrook | } |
329 | a7812ae4 | pbrook | tmp = tcg_temp_new(); |
330 | e6dbd3b3 | pbrook | if ((ext & 0x44) == 0) { |
331 | e6dbd3b3 | pbrook | /* pre-index */
|
332 | e6dbd3b3 | pbrook | add = gen_addr_index(ext, tmp); |
333 | e6dbd3b3 | pbrook | } else {
|
334 | e1f3808e | pbrook | add = NULL_QREG; |
335 | e6dbd3b3 | pbrook | } |
336 | e6dbd3b3 | pbrook | if ((ext & 0x80) == 0) { |
337 | e6dbd3b3 | pbrook | /* base not suppressed */
|
338 | e1f3808e | pbrook | if (IS_NULL_QREG(base)) {
|
339 | 351326a6 | Laurent Vivier | base = tcg_const_i32(offset + bd); |
340 | e6dbd3b3 | pbrook | bd = 0;
|
341 | e6dbd3b3 | pbrook | } |
342 | e1f3808e | pbrook | if (!IS_NULL_QREG(add)) {
|
343 | e1f3808e | pbrook | tcg_gen_add_i32(tmp, add, base); |
344 | e6dbd3b3 | pbrook | add = tmp; |
345 | e6dbd3b3 | pbrook | } else {
|
346 | e6dbd3b3 | pbrook | add = base; |
347 | e6dbd3b3 | pbrook | } |
348 | e6dbd3b3 | pbrook | } |
349 | e1f3808e | pbrook | if (!IS_NULL_QREG(add)) {
|
350 | e6dbd3b3 | pbrook | if (bd != 0) { |
351 | e1f3808e | pbrook | tcg_gen_addi_i32(tmp, add, bd); |
352 | e6dbd3b3 | pbrook | add = tmp; |
353 | e6dbd3b3 | pbrook | } |
354 | e6dbd3b3 | pbrook | } else {
|
355 | 351326a6 | Laurent Vivier | add = tcg_const_i32(bd); |
356 | e6dbd3b3 | pbrook | } |
357 | e6dbd3b3 | pbrook | if ((ext & 3) != 0) { |
358 | e6dbd3b3 | pbrook | /* memory indirect */
|
359 | e6dbd3b3 | pbrook | base = gen_load(s, OS_LONG, add, 0);
|
360 | e6dbd3b3 | pbrook | if ((ext & 0x44) == 4) { |
361 | e6dbd3b3 | pbrook | add = gen_addr_index(ext, tmp); |
362 | e1f3808e | pbrook | tcg_gen_add_i32(tmp, add, base); |
363 | e6dbd3b3 | pbrook | add = tmp; |
364 | e6dbd3b3 | pbrook | } else {
|
365 | e6dbd3b3 | pbrook | add = base; |
366 | e6dbd3b3 | pbrook | } |
367 | e6dbd3b3 | pbrook | if ((ext & 3) > 1) { |
368 | e6dbd3b3 | pbrook | /* outer displacement */
|
369 | e6dbd3b3 | pbrook | if ((ext & 3) == 2) { |
370 | e6dbd3b3 | pbrook | od = (int16_t)lduw_code(s->pc); |
371 | e6dbd3b3 | pbrook | s->pc += 2;
|
372 | e6dbd3b3 | pbrook | } else {
|
373 | e6dbd3b3 | pbrook | od = read_im32(s); |
374 | e6dbd3b3 | pbrook | } |
375 | e6dbd3b3 | pbrook | } else {
|
376 | e6dbd3b3 | pbrook | od = 0;
|
377 | e6dbd3b3 | pbrook | } |
378 | e6dbd3b3 | pbrook | if (od != 0) { |
379 | e1f3808e | pbrook | tcg_gen_addi_i32(tmp, add, od); |
380 | e6dbd3b3 | pbrook | add = tmp; |
381 | e6dbd3b3 | pbrook | } |
382 | e6dbd3b3 | pbrook | } |
383 | e6e5906b | pbrook | } else {
|
384 | e6dbd3b3 | pbrook | /* brief extension word format */
|
385 | a7812ae4 | pbrook | tmp = tcg_temp_new(); |
386 | e6dbd3b3 | pbrook | add = gen_addr_index(ext, tmp); |
387 | e1f3808e | pbrook | if (!IS_NULL_QREG(base)) {
|
388 | e1f3808e | pbrook | tcg_gen_add_i32(tmp, add, base); |
389 | e6dbd3b3 | pbrook | if ((int8_t)ext)
|
390 | e1f3808e | pbrook | tcg_gen_addi_i32(tmp, tmp, (int8_t)ext); |
391 | e6dbd3b3 | pbrook | } else {
|
392 | e1f3808e | pbrook | tcg_gen_addi_i32(tmp, add, offset + (int8_t)ext); |
393 | e6dbd3b3 | pbrook | } |
394 | e6dbd3b3 | pbrook | add = tmp; |
395 | e6e5906b | pbrook | } |
396 | e6dbd3b3 | pbrook | return add;
|
397 | e6e5906b | pbrook | } |
398 | e6e5906b | pbrook | |
399 | e6e5906b | pbrook | /* Update the CPU env CC_OP state. */
|
400 | e6e5906b | pbrook | static inline void gen_flush_cc_op(DisasContext *s) |
401 | e6e5906b | pbrook | { |
402 | e6e5906b | pbrook | if (s->cc_op != CC_OP_DYNAMIC)
|
403 | e1f3808e | pbrook | tcg_gen_movi_i32(QREG_CC_OP, s->cc_op); |
404 | e6e5906b | pbrook | } |
405 | e6e5906b | pbrook | |
406 | e6e5906b | pbrook | /* Evaluate all the CC flags. */
|
407 | e6e5906b | pbrook | static inline void gen_flush_flags(DisasContext *s) |
408 | e6e5906b | pbrook | { |
409 | e6e5906b | pbrook | if (s->cc_op == CC_OP_FLAGS)
|
410 | e6e5906b | pbrook | return;
|
411 | 0cf5c677 | pbrook | gen_flush_cc_op(s); |
412 | e1f3808e | pbrook | gen_helper_flush_flags(cpu_env, QREG_CC_OP); |
413 | e6e5906b | pbrook | s->cc_op = CC_OP_FLAGS; |
414 | e6e5906b | pbrook | } |
415 | e6e5906b | pbrook | |
416 | e1f3808e | pbrook | static void gen_logic_cc(DisasContext *s, TCGv val) |
417 | e1f3808e | pbrook | { |
418 | e1f3808e | pbrook | tcg_gen_mov_i32(QREG_CC_DEST, val); |
419 | e1f3808e | pbrook | s->cc_op = CC_OP_LOGIC; |
420 | e1f3808e | pbrook | } |
421 | e1f3808e | pbrook | |
422 | e1f3808e | pbrook | static void gen_update_cc_add(TCGv dest, TCGv src) |
423 | e1f3808e | pbrook | { |
424 | e1f3808e | pbrook | tcg_gen_mov_i32(QREG_CC_DEST, dest); |
425 | e1f3808e | pbrook | tcg_gen_mov_i32(QREG_CC_SRC, src); |
426 | e1f3808e | pbrook | } |
427 | e1f3808e | pbrook | |
428 | e6e5906b | pbrook | static inline int opsize_bytes(int opsize) |
429 | e6e5906b | pbrook | { |
430 | e6e5906b | pbrook | switch (opsize) {
|
431 | e6e5906b | pbrook | case OS_BYTE: return 1; |
432 | e6e5906b | pbrook | case OS_WORD: return 2; |
433 | e6e5906b | pbrook | case OS_LONG: return 4; |
434 | e6e5906b | pbrook | case OS_SINGLE: return 4; |
435 | e6e5906b | pbrook | case OS_DOUBLE: return 8; |
436 | e6e5906b | pbrook | default:
|
437 | e6e5906b | pbrook | qemu_assert(0, "bad operand size"); |
438 | 1ed1a787 | blueswir1 | return 0; |
439 | e6e5906b | pbrook | } |
440 | e6e5906b | pbrook | } |
441 | e6e5906b | pbrook | |
442 | e6e5906b | pbrook | /* Assign value to a register. If the width is less than the register width
|
443 | e6e5906b | pbrook | only the low part of the register is set. */
|
444 | e1f3808e | pbrook | static void gen_partset_reg(int opsize, TCGv reg, TCGv val) |
445 | e6e5906b | pbrook | { |
446 | e1f3808e | pbrook | TCGv tmp; |
447 | e6e5906b | pbrook | switch (opsize) {
|
448 | e6e5906b | pbrook | case OS_BYTE:
|
449 | e1f3808e | pbrook | tcg_gen_andi_i32(reg, reg, 0xffffff00);
|
450 | a7812ae4 | pbrook | tmp = tcg_temp_new(); |
451 | e1f3808e | pbrook | tcg_gen_ext8u_i32(tmp, val); |
452 | e1f3808e | pbrook | tcg_gen_or_i32(reg, reg, tmp); |
453 | e6e5906b | pbrook | break;
|
454 | e6e5906b | pbrook | case OS_WORD:
|
455 | e1f3808e | pbrook | tcg_gen_andi_i32(reg, reg, 0xffff0000);
|
456 | a7812ae4 | pbrook | tmp = tcg_temp_new(); |
457 | e1f3808e | pbrook | tcg_gen_ext16u_i32(tmp, val); |
458 | e1f3808e | pbrook | tcg_gen_or_i32(reg, reg, tmp); |
459 | e6e5906b | pbrook | break;
|
460 | e6e5906b | pbrook | case OS_LONG:
|
461 | e6e5906b | pbrook | case OS_SINGLE:
|
462 | a7812ae4 | pbrook | tcg_gen_mov_i32(reg, val); |
463 | e6e5906b | pbrook | break;
|
464 | e6e5906b | pbrook | default:
|
465 | e6e5906b | pbrook | qemu_assert(0, "Bad operand size"); |
466 | e6e5906b | pbrook | break;
|
467 | e6e5906b | pbrook | } |
468 | e6e5906b | pbrook | } |
469 | e6e5906b | pbrook | |
470 | e6e5906b | pbrook | /* Sign or zero extend a value. */
|
471 | e1f3808e | pbrook | static inline TCGv gen_extend(TCGv val, int opsize, int sign) |
472 | e6e5906b | pbrook | { |
473 | e1f3808e | pbrook | TCGv tmp; |
474 | e6e5906b | pbrook | |
475 | e6e5906b | pbrook | switch (opsize) {
|
476 | e6e5906b | pbrook | case OS_BYTE:
|
477 | a7812ae4 | pbrook | tmp = tcg_temp_new(); |
478 | e6e5906b | pbrook | if (sign)
|
479 | e1f3808e | pbrook | tcg_gen_ext8s_i32(tmp, val); |
480 | e6e5906b | pbrook | else
|
481 | e1f3808e | pbrook | tcg_gen_ext8u_i32(tmp, val); |
482 | e6e5906b | pbrook | break;
|
483 | e6e5906b | pbrook | case OS_WORD:
|
484 | a7812ae4 | pbrook | tmp = tcg_temp_new(); |
485 | e6e5906b | pbrook | if (sign)
|
486 | e1f3808e | pbrook | tcg_gen_ext16s_i32(tmp, val); |
487 | e6e5906b | pbrook | else
|
488 | e1f3808e | pbrook | tcg_gen_ext16u_i32(tmp, val); |
489 | e6e5906b | pbrook | break;
|
490 | e6e5906b | pbrook | case OS_LONG:
|
491 | e6e5906b | pbrook | case OS_SINGLE:
|
492 | a7812ae4 | pbrook | tmp = val; |
493 | e6e5906b | pbrook | break;
|
494 | e6e5906b | pbrook | default:
|
495 | e6e5906b | pbrook | qemu_assert(0, "Bad operand size"); |
496 | e6e5906b | pbrook | } |
497 | e6e5906b | pbrook | return tmp;
|
498 | e6e5906b | pbrook | } |
499 | e6e5906b | pbrook | |
500 | e6e5906b | pbrook | /* Generate code for an "effective address". Does not adjust the base
|
501 | 1addc7c5 | aurel32 | register for autoincrement addressing modes. */
|
502 | e1f3808e | pbrook | static TCGv gen_lea(DisasContext *s, uint16_t insn, int opsize) |
503 | e6e5906b | pbrook | { |
504 | e1f3808e | pbrook | TCGv reg; |
505 | e1f3808e | pbrook | TCGv tmp; |
506 | e6e5906b | pbrook | uint16_t ext; |
507 | e6e5906b | pbrook | uint32_t offset; |
508 | e6e5906b | pbrook | |
509 | e6e5906b | pbrook | switch ((insn >> 3) & 7) { |
510 | e6e5906b | pbrook | case 0: /* Data register direct. */ |
511 | e6e5906b | pbrook | case 1: /* Address register direct. */ |
512 | e1f3808e | pbrook | return NULL_QREG;
|
513 | e6e5906b | pbrook | case 2: /* Indirect register */ |
514 | e6e5906b | pbrook | case 3: /* Indirect postincrement. */ |
515 | e1f3808e | pbrook | return AREG(insn, 0); |
516 | e6e5906b | pbrook | case 4: /* Indirect predecrememnt. */ |
517 | e1f3808e | pbrook | reg = AREG(insn, 0);
|
518 | a7812ae4 | pbrook | tmp = tcg_temp_new(); |
519 | e1f3808e | pbrook | tcg_gen_subi_i32(tmp, reg, opsize_bytes(opsize)); |
520 | e6e5906b | pbrook | return tmp;
|
521 | e6e5906b | pbrook | case 5: /* Indirect displacement. */ |
522 | e1f3808e | pbrook | reg = AREG(insn, 0);
|
523 | a7812ae4 | pbrook | tmp = tcg_temp_new(); |
524 | 0633879f | pbrook | ext = lduw_code(s->pc); |
525 | e6e5906b | pbrook | s->pc += 2;
|
526 | e1f3808e | pbrook | tcg_gen_addi_i32(tmp, reg, (int16_t)ext); |
527 | e6e5906b | pbrook | return tmp;
|
528 | e6e5906b | pbrook | case 6: /* Indirect index + displacement. */ |
529 | e1f3808e | pbrook | reg = AREG(insn, 0);
|
530 | e6e5906b | pbrook | return gen_lea_indexed(s, opsize, reg);
|
531 | e6e5906b | pbrook | case 7: /* Other */ |
532 | e1f3808e | pbrook | switch (insn & 7) { |
533 | e6e5906b | pbrook | case 0: /* Absolute short. */ |
534 | 0633879f | pbrook | offset = ldsw_code(s->pc); |
535 | e6e5906b | pbrook | s->pc += 2;
|
536 | 351326a6 | Laurent Vivier | return tcg_const_i32(offset);
|
537 | e6e5906b | pbrook | case 1: /* Absolute long. */ |
538 | e6e5906b | pbrook | offset = read_im32(s); |
539 | 351326a6 | Laurent Vivier | return tcg_const_i32(offset);
|
540 | e6e5906b | pbrook | case 2: /* pc displacement */ |
541 | e6e5906b | pbrook | offset = s->pc; |
542 | 0633879f | pbrook | offset += ldsw_code(s->pc); |
543 | e6e5906b | pbrook | s->pc += 2;
|
544 | 351326a6 | Laurent Vivier | return tcg_const_i32(offset);
|
545 | e6e5906b | pbrook | case 3: /* pc index+displacement. */ |
546 | e1f3808e | pbrook | return gen_lea_indexed(s, opsize, NULL_QREG);
|
547 | e6e5906b | pbrook | case 4: /* Immediate. */ |
548 | e6e5906b | pbrook | default:
|
549 | e1f3808e | pbrook | return NULL_QREG;
|
550 | e6e5906b | pbrook | } |
551 | e6e5906b | pbrook | } |
552 | e6e5906b | pbrook | /* Should never happen. */
|
553 | e1f3808e | pbrook | return NULL_QREG;
|
554 | e6e5906b | pbrook | } |
555 | e6e5906b | pbrook | |
556 | e6e5906b | pbrook | /* Helper function for gen_ea. Reuse the computed address between the
|
557 | e6e5906b | pbrook | for read/write operands. */
|
558 | e1f3808e | pbrook | static inline TCGv gen_ea_once(DisasContext *s, uint16_t insn, int opsize, |
559 | e1f3808e | pbrook | TCGv val, TCGv *addrp, ea_what what) |
560 | e6e5906b | pbrook | { |
561 | e1f3808e | pbrook | TCGv tmp; |
562 | e6e5906b | pbrook | |
563 | e1f3808e | pbrook | if (addrp && what == EA_STORE) {
|
564 | e6e5906b | pbrook | tmp = *addrp; |
565 | e6e5906b | pbrook | } else {
|
566 | e6e5906b | pbrook | tmp = gen_lea(s, insn, opsize); |
567 | e1f3808e | pbrook | if (IS_NULL_QREG(tmp))
|
568 | e1f3808e | pbrook | return tmp;
|
569 | e6e5906b | pbrook | if (addrp)
|
570 | e6e5906b | pbrook | *addrp = tmp; |
571 | e6e5906b | pbrook | } |
572 | e1f3808e | pbrook | return gen_ldst(s, opsize, tmp, val, what);
|
573 | e6e5906b | pbrook | } |
574 | e6e5906b | pbrook | |
575 | e6e5906b | pbrook | /* Generate code to load/store a value ito/from an EA. If VAL > 0 this is
|
576 | e6e5906b | pbrook | a write otherwise it is a read (0 == sign extend, -1 == zero extend).
|
577 | e6e5906b | pbrook | ADDRP is non-null for readwrite operands. */
|
578 | e1f3808e | pbrook | static TCGv gen_ea(DisasContext *s, uint16_t insn, int opsize, TCGv val, |
579 | e1f3808e | pbrook | TCGv *addrp, ea_what what) |
580 | e6e5906b | pbrook | { |
581 | e1f3808e | pbrook | TCGv reg; |
582 | e1f3808e | pbrook | TCGv result; |
583 | e6e5906b | pbrook | uint32_t offset; |
584 | e6e5906b | pbrook | |
585 | e6e5906b | pbrook | switch ((insn >> 3) & 7) { |
586 | e6e5906b | pbrook | case 0: /* Data register direct. */ |
587 | e1f3808e | pbrook | reg = DREG(insn, 0);
|
588 | e1f3808e | pbrook | if (what == EA_STORE) {
|
589 | e6e5906b | pbrook | gen_partset_reg(opsize, reg, val); |
590 | e1f3808e | pbrook | return store_dummy;
|
591 | e6e5906b | pbrook | } else {
|
592 | e1f3808e | pbrook | return gen_extend(reg, opsize, what == EA_LOADS);
|
593 | e6e5906b | pbrook | } |
594 | e6e5906b | pbrook | case 1: /* Address register direct. */ |
595 | e1f3808e | pbrook | reg = AREG(insn, 0);
|
596 | e1f3808e | pbrook | if (what == EA_STORE) {
|
597 | e1f3808e | pbrook | tcg_gen_mov_i32(reg, val); |
598 | e1f3808e | pbrook | return store_dummy;
|
599 | e6e5906b | pbrook | } else {
|
600 | e1f3808e | pbrook | return gen_extend(reg, opsize, what == EA_LOADS);
|
601 | e6e5906b | pbrook | } |
602 | e6e5906b | pbrook | case 2: /* Indirect register */ |
603 | e1f3808e | pbrook | reg = AREG(insn, 0);
|
604 | e1f3808e | pbrook | return gen_ldst(s, opsize, reg, val, what);
|
605 | e6e5906b | pbrook | case 3: /* Indirect postincrement. */ |
606 | e1f3808e | pbrook | reg = AREG(insn, 0);
|
607 | e1f3808e | pbrook | result = gen_ldst(s, opsize, reg, val, what); |
608 | e6e5906b | pbrook | /* ??? This is not exception safe. The instruction may still
|
609 | e6e5906b | pbrook | fault after this point. */
|
610 | e1f3808e | pbrook | if (what == EA_STORE || !addrp)
|
611 | e1f3808e | pbrook | tcg_gen_addi_i32(reg, reg, opsize_bytes(opsize)); |
612 | e6e5906b | pbrook | return result;
|
613 | e6e5906b | pbrook | case 4: /* Indirect predecrememnt. */ |
614 | e6e5906b | pbrook | { |
615 | e1f3808e | pbrook | TCGv tmp; |
616 | e1f3808e | pbrook | if (addrp && what == EA_STORE) {
|
617 | e6e5906b | pbrook | tmp = *addrp; |
618 | e6e5906b | pbrook | } else {
|
619 | e6e5906b | pbrook | tmp = gen_lea(s, insn, opsize); |
620 | e1f3808e | pbrook | if (IS_NULL_QREG(tmp))
|
621 | e1f3808e | pbrook | return tmp;
|
622 | e6e5906b | pbrook | if (addrp)
|
623 | e6e5906b | pbrook | *addrp = tmp; |
624 | e6e5906b | pbrook | } |
625 | e1f3808e | pbrook | result = gen_ldst(s, opsize, tmp, val, what); |
626 | e6e5906b | pbrook | /* ??? This is not exception safe. The instruction may still
|
627 | e6e5906b | pbrook | fault after this point. */
|
628 | e1f3808e | pbrook | if (what == EA_STORE || !addrp) {
|
629 | e1f3808e | pbrook | reg = AREG(insn, 0);
|
630 | e1f3808e | pbrook | tcg_gen_mov_i32(reg, tmp); |
631 | e6e5906b | pbrook | } |
632 | e6e5906b | pbrook | } |
633 | e6e5906b | pbrook | return result;
|
634 | e6e5906b | pbrook | case 5: /* Indirect displacement. */ |
635 | e6e5906b | pbrook | case 6: /* Indirect index + displacement. */ |
636 | e1f3808e | pbrook | return gen_ea_once(s, insn, opsize, val, addrp, what);
|
637 | e6e5906b | pbrook | case 7: /* Other */ |
638 | e1f3808e | pbrook | switch (insn & 7) { |
639 | e6e5906b | pbrook | case 0: /* Absolute short. */ |
640 | e6e5906b | pbrook | case 1: /* Absolute long. */ |
641 | e6e5906b | pbrook | case 2: /* pc displacement */ |
642 | e6e5906b | pbrook | case 3: /* pc index+displacement. */ |
643 | e1f3808e | pbrook | return gen_ea_once(s, insn, opsize, val, addrp, what);
|
644 | e6e5906b | pbrook | case 4: /* Immediate. */ |
645 | e6e5906b | pbrook | /* Sign extend values for consistency. */
|
646 | e6e5906b | pbrook | switch (opsize) {
|
647 | e6e5906b | pbrook | case OS_BYTE:
|
648 | e1f3808e | pbrook | if (what == EA_LOADS)
|
649 | 0633879f | pbrook | offset = ldsb_code(s->pc + 1);
|
650 | e6e5906b | pbrook | else
|
651 | 0633879f | pbrook | offset = ldub_code(s->pc + 1);
|
652 | e6e5906b | pbrook | s->pc += 2;
|
653 | e6e5906b | pbrook | break;
|
654 | e6e5906b | pbrook | case OS_WORD:
|
655 | e1f3808e | pbrook | if (what == EA_LOADS)
|
656 | 0633879f | pbrook | offset = ldsw_code(s->pc); |
657 | e6e5906b | pbrook | else
|
658 | 0633879f | pbrook | offset = lduw_code(s->pc); |
659 | e6e5906b | pbrook | s->pc += 2;
|
660 | e6e5906b | pbrook | break;
|
661 | e6e5906b | pbrook | case OS_LONG:
|
662 | e6e5906b | pbrook | offset = read_im32(s); |
663 | e6e5906b | pbrook | break;
|
664 | e6e5906b | pbrook | default:
|
665 | e6e5906b | pbrook | qemu_assert(0, "Bad immediate operand"); |
666 | e6e5906b | pbrook | } |
667 | e1f3808e | pbrook | return tcg_const_i32(offset);
|
668 | e6e5906b | pbrook | default:
|
669 | e1f3808e | pbrook | return NULL_QREG;
|
670 | e6e5906b | pbrook | } |
671 | e6e5906b | pbrook | } |
672 | e6e5906b | pbrook | /* Should never happen. */
|
673 | e1f3808e | pbrook | return NULL_QREG;
|
674 | e6e5906b | pbrook | } |
675 | e6e5906b | pbrook | |
676 | e1f3808e | pbrook | /* This generates a conditional branch, clobbering all temporaries. */
|
677 | e6e5906b | pbrook | static void gen_jmpcc(DisasContext *s, int cond, int l1) |
678 | e6e5906b | pbrook | { |
679 | e1f3808e | pbrook | TCGv tmp; |
680 | e6e5906b | pbrook | |
681 | e1f3808e | pbrook | /* TODO: Optimize compare/branch pairs rather than always flushing
|
682 | e1f3808e | pbrook | flag state to CC_OP_FLAGS. */
|
683 | e6e5906b | pbrook | gen_flush_flags(s); |
684 | e6e5906b | pbrook | switch (cond) {
|
685 | e6e5906b | pbrook | case 0: /* T */ |
686 | e1f3808e | pbrook | tcg_gen_br(l1); |
687 | e6e5906b | pbrook | break;
|
688 | e6e5906b | pbrook | case 1: /* F */ |
689 | e6e5906b | pbrook | break;
|
690 | e6e5906b | pbrook | case 2: /* HI (!C && !Z) */ |
691 | a7812ae4 | pbrook | tmp = tcg_temp_new(); |
692 | e1f3808e | pbrook | tcg_gen_andi_i32(tmp, QREG_CC_DEST, CCF_C | CCF_Z); |
693 | e1f3808e | pbrook | tcg_gen_brcondi_i32(TCG_COND_EQ, tmp, 0, l1);
|
694 | e6e5906b | pbrook | break;
|
695 | e6e5906b | pbrook | case 3: /* LS (C || Z) */ |
696 | a7812ae4 | pbrook | tmp = tcg_temp_new(); |
697 | e1f3808e | pbrook | tcg_gen_andi_i32(tmp, QREG_CC_DEST, CCF_C | CCF_Z); |
698 | e1f3808e | pbrook | tcg_gen_brcondi_i32(TCG_COND_NE, tmp, 0, l1);
|
699 | e6e5906b | pbrook | break;
|
700 | e6e5906b | pbrook | case 4: /* CC (!C) */ |
701 | a7812ae4 | pbrook | tmp = tcg_temp_new(); |
702 | e1f3808e | pbrook | tcg_gen_andi_i32(tmp, QREG_CC_DEST, CCF_C); |
703 | e1f3808e | pbrook | tcg_gen_brcondi_i32(TCG_COND_EQ, tmp, 0, l1);
|
704 | e6e5906b | pbrook | break;
|
705 | e6e5906b | pbrook | case 5: /* CS (C) */ |
706 | a7812ae4 | pbrook | tmp = tcg_temp_new(); |
707 | e1f3808e | pbrook | tcg_gen_andi_i32(tmp, QREG_CC_DEST, CCF_C); |
708 | e1f3808e | pbrook | tcg_gen_brcondi_i32(TCG_COND_NE, tmp, 0, l1);
|
709 | e6e5906b | pbrook | break;
|
710 | e6e5906b | pbrook | case 6: /* NE (!Z) */ |
711 | a7812ae4 | pbrook | tmp = tcg_temp_new(); |
712 | e1f3808e | pbrook | tcg_gen_andi_i32(tmp, QREG_CC_DEST, CCF_Z); |
713 | e1f3808e | pbrook | tcg_gen_brcondi_i32(TCG_COND_EQ, tmp, 0, l1);
|
714 | e6e5906b | pbrook | break;
|
715 | e6e5906b | pbrook | case 7: /* EQ (Z) */ |
716 | a7812ae4 | pbrook | tmp = tcg_temp_new(); |
717 | e1f3808e | pbrook | tcg_gen_andi_i32(tmp, QREG_CC_DEST, CCF_Z); |
718 | e1f3808e | pbrook | tcg_gen_brcondi_i32(TCG_COND_NE, tmp, 0, l1);
|
719 | e6e5906b | pbrook | break;
|
720 | e6e5906b | pbrook | case 8: /* VC (!V) */ |
721 | a7812ae4 | pbrook | tmp = tcg_temp_new(); |
722 | e1f3808e | pbrook | tcg_gen_andi_i32(tmp, QREG_CC_DEST, CCF_V); |
723 | e1f3808e | pbrook | tcg_gen_brcondi_i32(TCG_COND_EQ, tmp, 0, l1);
|
724 | e6e5906b | pbrook | break;
|
725 | e6e5906b | pbrook | case 9: /* VS (V) */ |
726 | a7812ae4 | pbrook | tmp = tcg_temp_new(); |
727 | e1f3808e | pbrook | tcg_gen_andi_i32(tmp, QREG_CC_DEST, CCF_V); |
728 | e1f3808e | pbrook | tcg_gen_brcondi_i32(TCG_COND_NE, tmp, 0, l1);
|
729 | e6e5906b | pbrook | break;
|
730 | e6e5906b | pbrook | case 10: /* PL (!N) */ |
731 | a7812ae4 | pbrook | tmp = tcg_temp_new(); |
732 | e1f3808e | pbrook | tcg_gen_andi_i32(tmp, QREG_CC_DEST, CCF_N); |
733 | e1f3808e | pbrook | tcg_gen_brcondi_i32(TCG_COND_EQ, tmp, 0, l1);
|
734 | e6e5906b | pbrook | break;
|
735 | e6e5906b | pbrook | case 11: /* MI (N) */ |
736 | a7812ae4 | pbrook | tmp = tcg_temp_new(); |
737 | e1f3808e | pbrook | tcg_gen_andi_i32(tmp, QREG_CC_DEST, CCF_N); |
738 | e1f3808e | pbrook | tcg_gen_brcondi_i32(TCG_COND_NE, tmp, 0, l1);
|
739 | e6e5906b | pbrook | break;
|
740 | e6e5906b | pbrook | case 12: /* GE (!(N ^ V)) */ |
741 | a7812ae4 | pbrook | tmp = tcg_temp_new(); |
742 | e1f3808e | pbrook | assert(CCF_V == (CCF_N >> 2));
|
743 | e1f3808e | pbrook | tcg_gen_shri_i32(tmp, QREG_CC_DEST, 2);
|
744 | e1f3808e | pbrook | tcg_gen_xor_i32(tmp, tmp, QREG_CC_DEST); |
745 | e1f3808e | pbrook | tcg_gen_andi_i32(tmp, tmp, CCF_V); |
746 | e1f3808e | pbrook | tcg_gen_brcondi_i32(TCG_COND_EQ, tmp, 0, l1);
|
747 | e6e5906b | pbrook | break;
|
748 | e6e5906b | pbrook | case 13: /* LT (N ^ V) */ |
749 | a7812ae4 | pbrook | tmp = tcg_temp_new(); |
750 | e1f3808e | pbrook | assert(CCF_V == (CCF_N >> 2));
|
751 | e1f3808e | pbrook | tcg_gen_shri_i32(tmp, QREG_CC_DEST, 2);
|
752 | e1f3808e | pbrook | tcg_gen_xor_i32(tmp, tmp, QREG_CC_DEST); |
753 | e1f3808e | pbrook | tcg_gen_andi_i32(tmp, tmp, CCF_V); |
754 | e1f3808e | pbrook | tcg_gen_brcondi_i32(TCG_COND_NE, tmp, 0, l1);
|
755 | e6e5906b | pbrook | break;
|
756 | e6e5906b | pbrook | case 14: /* GT (!(Z || (N ^ V))) */ |
757 | a7812ae4 | pbrook | tmp = tcg_temp_new(); |
758 | e1f3808e | pbrook | assert(CCF_V == (CCF_N >> 2));
|
759 | e1f3808e | pbrook | tcg_gen_andi_i32(tmp, QREG_CC_DEST, CCF_N); |
760 | e1f3808e | pbrook | tcg_gen_shri_i32(tmp, tmp, 2);
|
761 | e1f3808e | pbrook | tcg_gen_xor_i32(tmp, tmp, QREG_CC_DEST); |
762 | e1f3808e | pbrook | tcg_gen_andi_i32(tmp, tmp, CCF_V | CCF_Z); |
763 | e1f3808e | pbrook | tcg_gen_brcondi_i32(TCG_COND_EQ, tmp, 0, l1);
|
764 | e6e5906b | pbrook | break;
|
765 | e6e5906b | pbrook | case 15: /* LE (Z || (N ^ V)) */ |
766 | a7812ae4 | pbrook | tmp = tcg_temp_new(); |
767 | e1f3808e | pbrook | assert(CCF_V == (CCF_N >> 2));
|
768 | e1f3808e | pbrook | tcg_gen_andi_i32(tmp, QREG_CC_DEST, CCF_N); |
769 | e1f3808e | pbrook | tcg_gen_shri_i32(tmp, tmp, 2);
|
770 | e1f3808e | pbrook | tcg_gen_xor_i32(tmp, tmp, QREG_CC_DEST); |
771 | e1f3808e | pbrook | tcg_gen_andi_i32(tmp, tmp, CCF_V | CCF_Z); |
772 | e1f3808e | pbrook | tcg_gen_brcondi_i32(TCG_COND_NE, tmp, 0, l1);
|
773 | e6e5906b | pbrook | break;
|
774 | e6e5906b | pbrook | default:
|
775 | e6e5906b | pbrook | /* Should ever happen. */
|
776 | e6e5906b | pbrook | abort(); |
777 | e6e5906b | pbrook | } |
778 | e6e5906b | pbrook | } |
779 | e6e5906b | pbrook | |
780 | e6e5906b | pbrook | DISAS_INSN(scc) |
781 | e6e5906b | pbrook | { |
782 | e6e5906b | pbrook | int l1;
|
783 | e6e5906b | pbrook | int cond;
|
784 | e1f3808e | pbrook | TCGv reg; |
785 | e6e5906b | pbrook | |
786 | e6e5906b | pbrook | l1 = gen_new_label(); |
787 | e6e5906b | pbrook | cond = (insn >> 8) & 0xf; |
788 | e6e5906b | pbrook | reg = DREG(insn, 0);
|
789 | e1f3808e | pbrook | tcg_gen_andi_i32(reg, reg, 0xffffff00);
|
790 | e1f3808e | pbrook | /* This is safe because we modify the reg directly, with no other values
|
791 | e1f3808e | pbrook | live. */
|
792 | e6e5906b | pbrook | gen_jmpcc(s, cond ^ 1, l1);
|
793 | e1f3808e | pbrook | tcg_gen_ori_i32(reg, reg, 0xff);
|
794 | e6e5906b | pbrook | gen_set_label(l1); |
795 | e6e5906b | pbrook | } |
796 | e6e5906b | pbrook | |
797 | 0633879f | pbrook | /* Force a TB lookup after an instruction that changes the CPU state. */
|
798 | 0633879f | pbrook | static void gen_lookup_tb(DisasContext *s) |
799 | 0633879f | pbrook | { |
800 | 0633879f | pbrook | gen_flush_cc_op(s); |
801 | e1f3808e | pbrook | tcg_gen_movi_i32(QREG_PC, s->pc); |
802 | 0633879f | pbrook | s->is_jmp = DISAS_UPDATE; |
803 | 0633879f | pbrook | } |
804 | 0633879f | pbrook | |
805 | e1f3808e | pbrook | /* Generate a jump to an immediate address. */
|
806 | e1f3808e | pbrook | static void gen_jmp_im(DisasContext *s, uint32_t dest) |
807 | e1f3808e | pbrook | { |
808 | e1f3808e | pbrook | gen_flush_cc_op(s); |
809 | e1f3808e | pbrook | tcg_gen_movi_i32(QREG_PC, dest); |
810 | e1f3808e | pbrook | s->is_jmp = DISAS_JUMP; |
811 | e1f3808e | pbrook | } |
812 | e1f3808e | pbrook | |
813 | e1f3808e | pbrook | /* Generate a jump to the address in qreg DEST. */
|
814 | e1f3808e | pbrook | static void gen_jmp(DisasContext *s, TCGv dest) |
815 | e6e5906b | pbrook | { |
816 | e6e5906b | pbrook | gen_flush_cc_op(s); |
817 | e1f3808e | pbrook | tcg_gen_mov_i32(QREG_PC, dest); |
818 | e6e5906b | pbrook | s->is_jmp = DISAS_JUMP; |
819 | e6e5906b | pbrook | } |
820 | e6e5906b | pbrook | |
821 | e6e5906b | pbrook | static void gen_exception(DisasContext *s, uint32_t where, int nr) |
822 | e6e5906b | pbrook | { |
823 | e6e5906b | pbrook | gen_flush_cc_op(s); |
824 | e1f3808e | pbrook | gen_jmp_im(s, where); |
825 | e1f3808e | pbrook | gen_helper_raise_exception(tcg_const_i32(nr)); |
826 | e6e5906b | pbrook | } |
827 | e6e5906b | pbrook | |
828 | 510ff0b7 | pbrook | static inline void gen_addr_fault(DisasContext *s) |
829 | 510ff0b7 | pbrook | { |
830 | 510ff0b7 | pbrook | gen_exception(s, s->insn_pc, EXCP_ADDRESS); |
831 | 510ff0b7 | pbrook | } |
832 | 510ff0b7 | pbrook | |
833 | e1f3808e | pbrook | #define SRC_EA(result, opsize, op_sign, addrp) do { \ |
834 | e1f3808e | pbrook | result = gen_ea(s, insn, opsize, NULL_QREG, addrp, op_sign ? EA_LOADS : EA_LOADU); \ |
835 | e1f3808e | pbrook | if (IS_NULL_QREG(result)) { \
|
836 | 510ff0b7 | pbrook | gen_addr_fault(s); \ |
837 | 510ff0b7 | pbrook | return; \
|
838 | 510ff0b7 | pbrook | } \ |
839 | 510ff0b7 | pbrook | } while (0) |
840 | 510ff0b7 | pbrook | |
841 | 510ff0b7 | pbrook | #define DEST_EA(insn, opsize, val, addrp) do { \ |
842 | e1f3808e | pbrook | TCGv ea_result = gen_ea(s, insn, opsize, val, addrp, EA_STORE); \ |
843 | e1f3808e | pbrook | if (IS_NULL_QREG(ea_result)) { \
|
844 | 510ff0b7 | pbrook | gen_addr_fault(s); \ |
845 | 510ff0b7 | pbrook | return; \
|
846 | 510ff0b7 | pbrook | } \ |
847 | 510ff0b7 | pbrook | } while (0) |
848 | 510ff0b7 | pbrook | |
849 | e6e5906b | pbrook | /* Generate a jump to an immediate address. */
|
850 | e6e5906b | pbrook | static void gen_jmp_tb(DisasContext *s, int n, uint32_t dest) |
851 | e6e5906b | pbrook | { |
852 | e6e5906b | pbrook | TranslationBlock *tb; |
853 | e6e5906b | pbrook | |
854 | e6e5906b | pbrook | tb = s->tb; |
855 | 551bd27f | ths | if (unlikely(s->singlestep_enabled)) {
|
856 | e6e5906b | pbrook | gen_exception(s, dest, EXCP_DEBUG); |
857 | e6e5906b | pbrook | } else if ((tb->pc & TARGET_PAGE_MASK) == (dest & TARGET_PAGE_MASK) || |
858 | e6e5906b | pbrook | (s->pc & TARGET_PAGE_MASK) == (dest & TARGET_PAGE_MASK)) { |
859 | 57fec1fe | bellard | tcg_gen_goto_tb(n); |
860 | e1f3808e | pbrook | tcg_gen_movi_i32(QREG_PC, dest); |
861 | 4b4a72e5 | Stefan Weil | tcg_gen_exit_tb((tcg_target_long)tb + n); |
862 | e6e5906b | pbrook | } else {
|
863 | e1f3808e | pbrook | gen_jmp_im(s, dest); |
864 | 57fec1fe | bellard | tcg_gen_exit_tb(0);
|
865 | e6e5906b | pbrook | } |
866 | e6e5906b | pbrook | s->is_jmp = DISAS_TB_JUMP; |
867 | e6e5906b | pbrook | } |
868 | e6e5906b | pbrook | |
869 | e6e5906b | pbrook | DISAS_INSN(undef_mac) |
870 | e6e5906b | pbrook | { |
871 | e6e5906b | pbrook | gen_exception(s, s->pc - 2, EXCP_LINEA);
|
872 | e6e5906b | pbrook | } |
873 | e6e5906b | pbrook | |
874 | e6e5906b | pbrook | DISAS_INSN(undef_fpu) |
875 | e6e5906b | pbrook | { |
876 | e6e5906b | pbrook | gen_exception(s, s->pc - 2, EXCP_LINEF);
|
877 | e6e5906b | pbrook | } |
878 | e6e5906b | pbrook | |
879 | e6e5906b | pbrook | DISAS_INSN(undef) |
880 | e6e5906b | pbrook | { |
881 | e6e5906b | pbrook | gen_exception(s, s->pc - 2, EXCP_UNSUPPORTED);
|
882 | e6e5906b | pbrook | cpu_abort(cpu_single_env, "Illegal instruction: %04x @ %08x",
|
883 | e6e5906b | pbrook | insn, s->pc - 2);
|
884 | e6e5906b | pbrook | } |
885 | e6e5906b | pbrook | |
886 | e6e5906b | pbrook | DISAS_INSN(mulw) |
887 | e6e5906b | pbrook | { |
888 | e1f3808e | pbrook | TCGv reg; |
889 | e1f3808e | pbrook | TCGv tmp; |
890 | e1f3808e | pbrook | TCGv src; |
891 | e6e5906b | pbrook | int sign;
|
892 | e6e5906b | pbrook | |
893 | e6e5906b | pbrook | sign = (insn & 0x100) != 0; |
894 | e6e5906b | pbrook | reg = DREG(insn, 9);
|
895 | a7812ae4 | pbrook | tmp = tcg_temp_new(); |
896 | e6e5906b | pbrook | if (sign)
|
897 | e1f3808e | pbrook | tcg_gen_ext16s_i32(tmp, reg); |
898 | e6e5906b | pbrook | else
|
899 | e1f3808e | pbrook | tcg_gen_ext16u_i32(tmp, reg); |
900 | e1f3808e | pbrook | SRC_EA(src, OS_WORD, sign, NULL);
|
901 | e1f3808e | pbrook | tcg_gen_mul_i32(tmp, tmp, src); |
902 | e1f3808e | pbrook | tcg_gen_mov_i32(reg, tmp); |
903 | e6e5906b | pbrook | /* Unlike m68k, coldfire always clears the overflow bit. */
|
904 | e6e5906b | pbrook | gen_logic_cc(s, tmp); |
905 | e6e5906b | pbrook | } |
906 | e6e5906b | pbrook | |
907 | e6e5906b | pbrook | DISAS_INSN(divw) |
908 | e6e5906b | pbrook | { |
909 | e1f3808e | pbrook | TCGv reg; |
910 | e1f3808e | pbrook | TCGv tmp; |
911 | e1f3808e | pbrook | TCGv src; |
912 | e6e5906b | pbrook | int sign;
|
913 | e6e5906b | pbrook | |
914 | e6e5906b | pbrook | sign = (insn & 0x100) != 0; |
915 | e6e5906b | pbrook | reg = DREG(insn, 9);
|
916 | e6e5906b | pbrook | if (sign) {
|
917 | e1f3808e | pbrook | tcg_gen_ext16s_i32(QREG_DIV1, reg); |
918 | e6e5906b | pbrook | } else {
|
919 | e1f3808e | pbrook | tcg_gen_ext16u_i32(QREG_DIV1, reg); |
920 | e6e5906b | pbrook | } |
921 | e1f3808e | pbrook | SRC_EA(src, OS_WORD, sign, NULL);
|
922 | e1f3808e | pbrook | tcg_gen_mov_i32(QREG_DIV2, src); |
923 | e6e5906b | pbrook | if (sign) {
|
924 | e1f3808e | pbrook | gen_helper_divs(cpu_env, tcg_const_i32(1));
|
925 | e6e5906b | pbrook | } else {
|
926 | e1f3808e | pbrook | gen_helper_divu(cpu_env, tcg_const_i32(1));
|
927 | e6e5906b | pbrook | } |
928 | e6e5906b | pbrook | |
929 | a7812ae4 | pbrook | tmp = tcg_temp_new(); |
930 | a7812ae4 | pbrook | src = tcg_temp_new(); |
931 | e1f3808e | pbrook | tcg_gen_ext16u_i32(tmp, QREG_DIV1); |
932 | e1f3808e | pbrook | tcg_gen_shli_i32(src, QREG_DIV2, 16);
|
933 | e1f3808e | pbrook | tcg_gen_or_i32(reg, tmp, src); |
934 | e6e5906b | pbrook | s->cc_op = CC_OP_FLAGS; |
935 | e6e5906b | pbrook | } |
936 | e6e5906b | pbrook | |
937 | e6e5906b | pbrook | DISAS_INSN(divl) |
938 | e6e5906b | pbrook | { |
939 | e1f3808e | pbrook | TCGv num; |
940 | e1f3808e | pbrook | TCGv den; |
941 | e1f3808e | pbrook | TCGv reg; |
942 | e6e5906b | pbrook | uint16_t ext; |
943 | e6e5906b | pbrook | |
944 | 0633879f | pbrook | ext = lduw_code(s->pc); |
945 | e6e5906b | pbrook | s->pc += 2;
|
946 | e6e5906b | pbrook | if (ext & 0x87f8) { |
947 | e6e5906b | pbrook | gen_exception(s, s->pc - 4, EXCP_UNSUPPORTED);
|
948 | e6e5906b | pbrook | return;
|
949 | e6e5906b | pbrook | } |
950 | e6e5906b | pbrook | num = DREG(ext, 12);
|
951 | e6e5906b | pbrook | reg = DREG(ext, 0);
|
952 | e1f3808e | pbrook | tcg_gen_mov_i32(QREG_DIV1, num); |
953 | 510ff0b7 | pbrook | SRC_EA(den, OS_LONG, 0, NULL); |
954 | e1f3808e | pbrook | tcg_gen_mov_i32(QREG_DIV2, den); |
955 | e6e5906b | pbrook | if (ext & 0x0800) { |
956 | e1f3808e | pbrook | gen_helper_divs(cpu_env, tcg_const_i32(0));
|
957 | e6e5906b | pbrook | } else {
|
958 | e1f3808e | pbrook | gen_helper_divu(cpu_env, tcg_const_i32(0));
|
959 | e6e5906b | pbrook | } |
960 | e1f3808e | pbrook | if ((ext & 7) == ((ext >> 12) & 7)) { |
961 | e6e5906b | pbrook | /* div */
|
962 | e1f3808e | pbrook | tcg_gen_mov_i32 (reg, QREG_DIV1); |
963 | e6e5906b | pbrook | } else {
|
964 | e6e5906b | pbrook | /* rem */
|
965 | e1f3808e | pbrook | tcg_gen_mov_i32 (reg, QREG_DIV2); |
966 | e6e5906b | pbrook | } |
967 | e6e5906b | pbrook | s->cc_op = CC_OP_FLAGS; |
968 | e6e5906b | pbrook | } |
969 | e6e5906b | pbrook | |
970 | e6e5906b | pbrook | DISAS_INSN(addsub) |
971 | e6e5906b | pbrook | { |
972 | e1f3808e | pbrook | TCGv reg; |
973 | e1f3808e | pbrook | TCGv dest; |
974 | e1f3808e | pbrook | TCGv src; |
975 | e1f3808e | pbrook | TCGv tmp; |
976 | e1f3808e | pbrook | TCGv addr; |
977 | e6e5906b | pbrook | int add;
|
978 | e6e5906b | pbrook | |
979 | e6e5906b | pbrook | add = (insn & 0x4000) != 0; |
980 | e6e5906b | pbrook | reg = DREG(insn, 9);
|
981 | a7812ae4 | pbrook | dest = tcg_temp_new(); |
982 | e6e5906b | pbrook | if (insn & 0x100) { |
983 | 510ff0b7 | pbrook | SRC_EA(tmp, OS_LONG, 0, &addr);
|
984 | e6e5906b | pbrook | src = reg; |
985 | e6e5906b | pbrook | } else {
|
986 | e6e5906b | pbrook | tmp = reg; |
987 | 510ff0b7 | pbrook | SRC_EA(src, OS_LONG, 0, NULL); |
988 | e6e5906b | pbrook | } |
989 | e6e5906b | pbrook | if (add) {
|
990 | e1f3808e | pbrook | tcg_gen_add_i32(dest, tmp, src); |
991 | e1f3808e | pbrook | gen_helper_xflag_lt(QREG_CC_X, dest, src); |
992 | e6e5906b | pbrook | s->cc_op = CC_OP_ADD; |
993 | e6e5906b | pbrook | } else {
|
994 | e1f3808e | pbrook | gen_helper_xflag_lt(QREG_CC_X, tmp, src); |
995 | e1f3808e | pbrook | tcg_gen_sub_i32(dest, tmp, src); |
996 | e6e5906b | pbrook | s->cc_op = CC_OP_SUB; |
997 | e6e5906b | pbrook | } |
998 | e1f3808e | pbrook | gen_update_cc_add(dest, src); |
999 | e6e5906b | pbrook | if (insn & 0x100) { |
1000 | 510ff0b7 | pbrook | DEST_EA(insn, OS_LONG, dest, &addr); |
1001 | e6e5906b | pbrook | } else {
|
1002 | e1f3808e | pbrook | tcg_gen_mov_i32(reg, dest); |
1003 | e6e5906b | pbrook | } |
1004 | e6e5906b | pbrook | } |
1005 | e6e5906b | pbrook | |
1006 | e6e5906b | pbrook | |
1007 | e6e5906b | pbrook | /* Reverse the order of the bits in REG. */
|
1008 | e6e5906b | pbrook | DISAS_INSN(bitrev) |
1009 | e6e5906b | pbrook | { |
1010 | e1f3808e | pbrook | TCGv reg; |
1011 | e6e5906b | pbrook | reg = DREG(insn, 0);
|
1012 | e1f3808e | pbrook | gen_helper_bitrev(reg, reg); |
1013 | e6e5906b | pbrook | } |
1014 | e6e5906b | pbrook | |
1015 | e6e5906b | pbrook | DISAS_INSN(bitop_reg) |
1016 | e6e5906b | pbrook | { |
1017 | e6e5906b | pbrook | int opsize;
|
1018 | e6e5906b | pbrook | int op;
|
1019 | e1f3808e | pbrook | TCGv src1; |
1020 | e1f3808e | pbrook | TCGv src2; |
1021 | e1f3808e | pbrook | TCGv tmp; |
1022 | e1f3808e | pbrook | TCGv addr; |
1023 | e1f3808e | pbrook | TCGv dest; |
1024 | e6e5906b | pbrook | |
1025 | e6e5906b | pbrook | if ((insn & 0x38) != 0) |
1026 | e6e5906b | pbrook | opsize = OS_BYTE; |
1027 | e6e5906b | pbrook | else
|
1028 | e6e5906b | pbrook | opsize = OS_LONG; |
1029 | e6e5906b | pbrook | op = (insn >> 6) & 3; |
1030 | 510ff0b7 | pbrook | SRC_EA(src1, opsize, 0, op ? &addr: NULL); |
1031 | e6e5906b | pbrook | src2 = DREG(insn, 9);
|
1032 | a7812ae4 | pbrook | dest = tcg_temp_new(); |
1033 | e6e5906b | pbrook | |
1034 | e6e5906b | pbrook | gen_flush_flags(s); |
1035 | a7812ae4 | pbrook | tmp = tcg_temp_new(); |
1036 | e6e5906b | pbrook | if (opsize == OS_BYTE)
|
1037 | e1f3808e | pbrook | tcg_gen_andi_i32(tmp, src2, 7);
|
1038 | e6e5906b | pbrook | else
|
1039 | e1f3808e | pbrook | tcg_gen_andi_i32(tmp, src2, 31);
|
1040 | e6e5906b | pbrook | src2 = tmp; |
1041 | a7812ae4 | pbrook | tmp = tcg_temp_new(); |
1042 | e1f3808e | pbrook | tcg_gen_shr_i32(tmp, src1, src2); |
1043 | e1f3808e | pbrook | tcg_gen_andi_i32(tmp, tmp, 1);
|
1044 | e1f3808e | pbrook | tcg_gen_shli_i32(tmp, tmp, 2);
|
1045 | e1f3808e | pbrook | /* Clear CCF_Z if bit set. */
|
1046 | e1f3808e | pbrook | tcg_gen_ori_i32(QREG_CC_DEST, QREG_CC_DEST, CCF_Z); |
1047 | e1f3808e | pbrook | tcg_gen_xor_i32(QREG_CC_DEST, QREG_CC_DEST, tmp); |
1048 | e1f3808e | pbrook | |
1049 | e1f3808e | pbrook | tcg_gen_shl_i32(tmp, tcg_const_i32(1), src2);
|
1050 | e6e5906b | pbrook | switch (op) {
|
1051 | e6e5906b | pbrook | case 1: /* bchg */ |
1052 | e1f3808e | pbrook | tcg_gen_xor_i32(dest, src1, tmp); |
1053 | e6e5906b | pbrook | break;
|
1054 | e6e5906b | pbrook | case 2: /* bclr */ |
1055 | e1f3808e | pbrook | tcg_gen_not_i32(tmp, tmp); |
1056 | e1f3808e | pbrook | tcg_gen_and_i32(dest, src1, tmp); |
1057 | e6e5906b | pbrook | break;
|
1058 | e6e5906b | pbrook | case 3: /* bset */ |
1059 | e1f3808e | pbrook | tcg_gen_or_i32(dest, src1, tmp); |
1060 | e6e5906b | pbrook | break;
|
1061 | e6e5906b | pbrook | default: /* btst */ |
1062 | e6e5906b | pbrook | break;
|
1063 | e6e5906b | pbrook | } |
1064 | e6e5906b | pbrook | if (op)
|
1065 | 510ff0b7 | pbrook | DEST_EA(insn, opsize, dest, &addr); |
1066 | e6e5906b | pbrook | } |
1067 | e6e5906b | pbrook | |
1068 | e6e5906b | pbrook | DISAS_INSN(sats) |
1069 | e6e5906b | pbrook | { |
1070 | e1f3808e | pbrook | TCGv reg; |
1071 | e6e5906b | pbrook | reg = DREG(insn, 0);
|
1072 | e6e5906b | pbrook | gen_flush_flags(s); |
1073 | e1f3808e | pbrook | gen_helper_sats(reg, reg, QREG_CC_DEST); |
1074 | e1f3808e | pbrook | gen_logic_cc(s, reg); |
1075 | e6e5906b | pbrook | } |
1076 | e6e5906b | pbrook | |
1077 | e1f3808e | pbrook | static void gen_push(DisasContext *s, TCGv val) |
1078 | e6e5906b | pbrook | { |
1079 | e1f3808e | pbrook | TCGv tmp; |
1080 | e6e5906b | pbrook | |
1081 | a7812ae4 | pbrook | tmp = tcg_temp_new(); |
1082 | e1f3808e | pbrook | tcg_gen_subi_i32(tmp, QREG_SP, 4);
|
1083 | 0633879f | pbrook | gen_store(s, OS_LONG, tmp, val); |
1084 | e1f3808e | pbrook | tcg_gen_mov_i32(QREG_SP, tmp); |
1085 | e6e5906b | pbrook | } |
1086 | e6e5906b | pbrook | |
1087 | e6e5906b | pbrook | DISAS_INSN(movem) |
1088 | e6e5906b | pbrook | { |
1089 | e1f3808e | pbrook | TCGv addr; |
1090 | e6e5906b | pbrook | int i;
|
1091 | e6e5906b | pbrook | uint16_t mask; |
1092 | e1f3808e | pbrook | TCGv reg; |
1093 | e1f3808e | pbrook | TCGv tmp; |
1094 | e6e5906b | pbrook | int is_load;
|
1095 | e6e5906b | pbrook | |
1096 | 0633879f | pbrook | mask = lduw_code(s->pc); |
1097 | e6e5906b | pbrook | s->pc += 2;
|
1098 | e6e5906b | pbrook | tmp = gen_lea(s, insn, OS_LONG); |
1099 | e1f3808e | pbrook | if (IS_NULL_QREG(tmp)) {
|
1100 | 510ff0b7 | pbrook | gen_addr_fault(s); |
1101 | 510ff0b7 | pbrook | return;
|
1102 | 510ff0b7 | pbrook | } |
1103 | a7812ae4 | pbrook | addr = tcg_temp_new(); |
1104 | e1f3808e | pbrook | tcg_gen_mov_i32(addr, tmp); |
1105 | e6e5906b | pbrook | is_load = ((insn & 0x0400) != 0); |
1106 | e6e5906b | pbrook | for (i = 0; i < 16; i++, mask >>= 1) { |
1107 | e6e5906b | pbrook | if (mask & 1) { |
1108 | e6e5906b | pbrook | if (i < 8) |
1109 | e6e5906b | pbrook | reg = DREG(i, 0);
|
1110 | e6e5906b | pbrook | else
|
1111 | e6e5906b | pbrook | reg = AREG(i, 0);
|
1112 | e6e5906b | pbrook | if (is_load) {
|
1113 | 0633879f | pbrook | tmp = gen_load(s, OS_LONG, addr, 0);
|
1114 | e1f3808e | pbrook | tcg_gen_mov_i32(reg, tmp); |
1115 | e6e5906b | pbrook | } else {
|
1116 | 0633879f | pbrook | gen_store(s, OS_LONG, addr, reg); |
1117 | e6e5906b | pbrook | } |
1118 | e6e5906b | pbrook | if (mask != 1) |
1119 | e1f3808e | pbrook | tcg_gen_addi_i32(addr, addr, 4);
|
1120 | e6e5906b | pbrook | } |
1121 | e6e5906b | pbrook | } |
1122 | e6e5906b | pbrook | } |
1123 | e6e5906b | pbrook | |
1124 | e6e5906b | pbrook | DISAS_INSN(bitop_im) |
1125 | e6e5906b | pbrook | { |
1126 | e6e5906b | pbrook | int opsize;
|
1127 | e6e5906b | pbrook | int op;
|
1128 | e1f3808e | pbrook | TCGv src1; |
1129 | e6e5906b | pbrook | uint32_t mask; |
1130 | e6e5906b | pbrook | int bitnum;
|
1131 | e1f3808e | pbrook | TCGv tmp; |
1132 | e1f3808e | pbrook | TCGv addr; |
1133 | e6e5906b | pbrook | |
1134 | e6e5906b | pbrook | if ((insn & 0x38) != 0) |
1135 | e6e5906b | pbrook | opsize = OS_BYTE; |
1136 | e6e5906b | pbrook | else
|
1137 | e6e5906b | pbrook | opsize = OS_LONG; |
1138 | e6e5906b | pbrook | op = (insn >> 6) & 3; |
1139 | e6e5906b | pbrook | |
1140 | 0633879f | pbrook | bitnum = lduw_code(s->pc); |
1141 | e6e5906b | pbrook | s->pc += 2;
|
1142 | e6e5906b | pbrook | if (bitnum & 0xff00) { |
1143 | e6e5906b | pbrook | disas_undef(s, insn); |
1144 | e6e5906b | pbrook | return;
|
1145 | e6e5906b | pbrook | } |
1146 | e6e5906b | pbrook | |
1147 | 510ff0b7 | pbrook | SRC_EA(src1, opsize, 0, op ? &addr: NULL); |
1148 | e6e5906b | pbrook | |
1149 | e6e5906b | pbrook | gen_flush_flags(s); |
1150 | e6e5906b | pbrook | if (opsize == OS_BYTE)
|
1151 | e6e5906b | pbrook | bitnum &= 7;
|
1152 | e6e5906b | pbrook | else
|
1153 | e6e5906b | pbrook | bitnum &= 31;
|
1154 | e6e5906b | pbrook | mask = 1 << bitnum;
|
1155 | e6e5906b | pbrook | |
1156 | a7812ae4 | pbrook | tmp = tcg_temp_new(); |
1157 | e1f3808e | pbrook | assert (CCF_Z == (1 << 2)); |
1158 | e1f3808e | pbrook | if (bitnum > 2) |
1159 | e1f3808e | pbrook | tcg_gen_shri_i32(tmp, src1, bitnum - 2);
|
1160 | e1f3808e | pbrook | else if (bitnum < 2) |
1161 | e1f3808e | pbrook | tcg_gen_shli_i32(tmp, src1, 2 - bitnum);
|
1162 | e6e5906b | pbrook | else
|
1163 | e1f3808e | pbrook | tcg_gen_mov_i32(tmp, src1); |
1164 | e1f3808e | pbrook | tcg_gen_andi_i32(tmp, tmp, CCF_Z); |
1165 | e1f3808e | pbrook | /* Clear CCF_Z if bit set. */
|
1166 | e1f3808e | pbrook | tcg_gen_ori_i32(QREG_CC_DEST, QREG_CC_DEST, CCF_Z); |
1167 | e1f3808e | pbrook | tcg_gen_xor_i32(QREG_CC_DEST, QREG_CC_DEST, tmp); |
1168 | e1f3808e | pbrook | if (op) {
|
1169 | e1f3808e | pbrook | switch (op) {
|
1170 | e1f3808e | pbrook | case 1: /* bchg */ |
1171 | e1f3808e | pbrook | tcg_gen_xori_i32(tmp, src1, mask); |
1172 | e1f3808e | pbrook | break;
|
1173 | e1f3808e | pbrook | case 2: /* bclr */ |
1174 | e1f3808e | pbrook | tcg_gen_andi_i32(tmp, src1, ~mask); |
1175 | e1f3808e | pbrook | break;
|
1176 | e1f3808e | pbrook | case 3: /* bset */ |
1177 | e1f3808e | pbrook | tcg_gen_ori_i32(tmp, src1, mask); |
1178 | e1f3808e | pbrook | break;
|
1179 | e1f3808e | pbrook | default: /* btst */ |
1180 | e1f3808e | pbrook | break;
|
1181 | e1f3808e | pbrook | } |
1182 | e1f3808e | pbrook | DEST_EA(insn, opsize, tmp, &addr); |
1183 | e6e5906b | pbrook | } |
1184 | e6e5906b | pbrook | } |
1185 | e6e5906b | pbrook | |
1186 | e6e5906b | pbrook | DISAS_INSN(arith_im) |
1187 | e6e5906b | pbrook | { |
1188 | e6e5906b | pbrook | int op;
|
1189 | e1f3808e | pbrook | uint32_t im; |
1190 | e1f3808e | pbrook | TCGv src1; |
1191 | e1f3808e | pbrook | TCGv dest; |
1192 | e1f3808e | pbrook | TCGv addr; |
1193 | e6e5906b | pbrook | |
1194 | e6e5906b | pbrook | op = (insn >> 9) & 7; |
1195 | 510ff0b7 | pbrook | SRC_EA(src1, OS_LONG, 0, (op == 6) ? NULL : &addr); |
1196 | e1f3808e | pbrook | im = read_im32(s); |
1197 | a7812ae4 | pbrook | dest = tcg_temp_new(); |
1198 | e6e5906b | pbrook | switch (op) {
|
1199 | e6e5906b | pbrook | case 0: /* ori */ |
1200 | e1f3808e | pbrook | tcg_gen_ori_i32(dest, src1, im); |
1201 | e6e5906b | pbrook | gen_logic_cc(s, dest); |
1202 | e6e5906b | pbrook | break;
|
1203 | e6e5906b | pbrook | case 1: /* andi */ |
1204 | e1f3808e | pbrook | tcg_gen_andi_i32(dest, src1, im); |
1205 | e6e5906b | pbrook | gen_logic_cc(s, dest); |
1206 | e6e5906b | pbrook | break;
|
1207 | e6e5906b | pbrook | case 2: /* subi */ |
1208 | e1f3808e | pbrook | tcg_gen_mov_i32(dest, src1); |
1209 | 351326a6 | Laurent Vivier | gen_helper_xflag_lt(QREG_CC_X, dest, tcg_const_i32(im)); |
1210 | e1f3808e | pbrook | tcg_gen_subi_i32(dest, dest, im); |
1211 | 351326a6 | Laurent Vivier | gen_update_cc_add(dest, tcg_const_i32(im)); |
1212 | e6e5906b | pbrook | s->cc_op = CC_OP_SUB; |
1213 | e6e5906b | pbrook | break;
|
1214 | e6e5906b | pbrook | case 3: /* addi */ |
1215 | e1f3808e | pbrook | tcg_gen_mov_i32(dest, src1); |
1216 | e1f3808e | pbrook | tcg_gen_addi_i32(dest, dest, im); |
1217 | 351326a6 | Laurent Vivier | gen_update_cc_add(dest, tcg_const_i32(im)); |
1218 | 351326a6 | Laurent Vivier | gen_helper_xflag_lt(QREG_CC_X, dest, tcg_const_i32(im)); |
1219 | e6e5906b | pbrook | s->cc_op = CC_OP_ADD; |
1220 | e6e5906b | pbrook | break;
|
1221 | e6e5906b | pbrook | case 5: /* eori */ |
1222 | e1f3808e | pbrook | tcg_gen_xori_i32(dest, src1, im); |
1223 | e6e5906b | pbrook | gen_logic_cc(s, dest); |
1224 | e6e5906b | pbrook | break;
|
1225 | e6e5906b | pbrook | case 6: /* cmpi */ |
1226 | e1f3808e | pbrook | tcg_gen_mov_i32(dest, src1); |
1227 | e1f3808e | pbrook | tcg_gen_subi_i32(dest, dest, im); |
1228 | 351326a6 | Laurent Vivier | gen_update_cc_add(dest, tcg_const_i32(im)); |
1229 | e6e5906b | pbrook | s->cc_op = CC_OP_SUB; |
1230 | e6e5906b | pbrook | break;
|
1231 | e6e5906b | pbrook | default:
|
1232 | e6e5906b | pbrook | abort(); |
1233 | e6e5906b | pbrook | } |
1234 | e6e5906b | pbrook | if (op != 6) { |
1235 | 510ff0b7 | pbrook | DEST_EA(insn, OS_LONG, dest, &addr); |
1236 | e6e5906b | pbrook | } |
1237 | e6e5906b | pbrook | } |
1238 | e6e5906b | pbrook | |
1239 | e6e5906b | pbrook | DISAS_INSN(byterev) |
1240 | e6e5906b | pbrook | { |
1241 | e1f3808e | pbrook | TCGv reg; |
1242 | e6e5906b | pbrook | |
1243 | e6e5906b | pbrook | reg = DREG(insn, 0);
|
1244 | 66896cb8 | aurel32 | tcg_gen_bswap32_i32(reg, reg); |
1245 | e6e5906b | pbrook | } |
1246 | e6e5906b | pbrook | |
1247 | e6e5906b | pbrook | DISAS_INSN(move) |
1248 | e6e5906b | pbrook | { |
1249 | e1f3808e | pbrook | TCGv src; |
1250 | e1f3808e | pbrook | TCGv dest; |
1251 | e6e5906b | pbrook | int op;
|
1252 | e6e5906b | pbrook | int opsize;
|
1253 | e6e5906b | pbrook | |
1254 | e6e5906b | pbrook | switch (insn >> 12) { |
1255 | e6e5906b | pbrook | case 1: /* move.b */ |
1256 | e6e5906b | pbrook | opsize = OS_BYTE; |
1257 | e6e5906b | pbrook | break;
|
1258 | e6e5906b | pbrook | case 2: /* move.l */ |
1259 | e6e5906b | pbrook | opsize = OS_LONG; |
1260 | e6e5906b | pbrook | break;
|
1261 | e6e5906b | pbrook | case 3: /* move.w */ |
1262 | e6e5906b | pbrook | opsize = OS_WORD; |
1263 | e6e5906b | pbrook | break;
|
1264 | e6e5906b | pbrook | default:
|
1265 | e6e5906b | pbrook | abort(); |
1266 | e6e5906b | pbrook | } |
1267 | e1f3808e | pbrook | SRC_EA(src, opsize, 1, NULL); |
1268 | e6e5906b | pbrook | op = (insn >> 6) & 7; |
1269 | e6e5906b | pbrook | if (op == 1) { |
1270 | e6e5906b | pbrook | /* movea */
|
1271 | e6e5906b | pbrook | /* The value will already have been sign extended. */
|
1272 | e6e5906b | pbrook | dest = AREG(insn, 9);
|
1273 | e1f3808e | pbrook | tcg_gen_mov_i32(dest, src); |
1274 | e6e5906b | pbrook | } else {
|
1275 | e6e5906b | pbrook | /* normal move */
|
1276 | e6e5906b | pbrook | uint16_t dest_ea; |
1277 | e6e5906b | pbrook | dest_ea = ((insn >> 9) & 7) | (op << 3); |
1278 | 510ff0b7 | pbrook | DEST_EA(dest_ea, opsize, src, NULL);
|
1279 | e6e5906b | pbrook | /* This will be correct because loads sign extend. */
|
1280 | e6e5906b | pbrook | gen_logic_cc(s, src); |
1281 | e6e5906b | pbrook | } |
1282 | e6e5906b | pbrook | } |
1283 | e6e5906b | pbrook | |
1284 | e6e5906b | pbrook | DISAS_INSN(negx) |
1285 | e6e5906b | pbrook | { |
1286 | e1f3808e | pbrook | TCGv reg; |
1287 | e6e5906b | pbrook | |
1288 | e6e5906b | pbrook | gen_flush_flags(s); |
1289 | e6e5906b | pbrook | reg = DREG(insn, 0);
|
1290 | e1f3808e | pbrook | gen_helper_subx_cc(reg, cpu_env, tcg_const_i32(0), reg);
|
1291 | e6e5906b | pbrook | } |
1292 | e6e5906b | pbrook | |
1293 | e6e5906b | pbrook | DISAS_INSN(lea) |
1294 | e6e5906b | pbrook | { |
1295 | e1f3808e | pbrook | TCGv reg; |
1296 | e1f3808e | pbrook | TCGv tmp; |
1297 | e6e5906b | pbrook | |
1298 | e6e5906b | pbrook | reg = AREG(insn, 9);
|
1299 | e6e5906b | pbrook | tmp = gen_lea(s, insn, OS_LONG); |
1300 | e1f3808e | pbrook | if (IS_NULL_QREG(tmp)) {
|
1301 | 510ff0b7 | pbrook | gen_addr_fault(s); |
1302 | 510ff0b7 | pbrook | return;
|
1303 | 510ff0b7 | pbrook | } |
1304 | e1f3808e | pbrook | tcg_gen_mov_i32(reg, tmp); |
1305 | e6e5906b | pbrook | } |
1306 | e6e5906b | pbrook | |
1307 | e6e5906b | pbrook | DISAS_INSN(clr) |
1308 | e6e5906b | pbrook | { |
1309 | e6e5906b | pbrook | int opsize;
|
1310 | e6e5906b | pbrook | |
1311 | e6e5906b | pbrook | switch ((insn >> 6) & 3) { |
1312 | e6e5906b | pbrook | case 0: /* clr.b */ |
1313 | e6e5906b | pbrook | opsize = OS_BYTE; |
1314 | e6e5906b | pbrook | break;
|
1315 | e6e5906b | pbrook | case 1: /* clr.w */ |
1316 | e6e5906b | pbrook | opsize = OS_WORD; |
1317 | e6e5906b | pbrook | break;
|
1318 | e6e5906b | pbrook | case 2: /* clr.l */ |
1319 | e6e5906b | pbrook | opsize = OS_LONG; |
1320 | e6e5906b | pbrook | break;
|
1321 | e6e5906b | pbrook | default:
|
1322 | e6e5906b | pbrook | abort(); |
1323 | e6e5906b | pbrook | } |
1324 | 351326a6 | Laurent Vivier | DEST_EA(insn, opsize, tcg_const_i32(0), NULL); |
1325 | 351326a6 | Laurent Vivier | gen_logic_cc(s, tcg_const_i32(0));
|
1326 | e6e5906b | pbrook | } |
1327 | e6e5906b | pbrook | |
1328 | e1f3808e | pbrook | static TCGv gen_get_ccr(DisasContext *s)
|
1329 | e6e5906b | pbrook | { |
1330 | e1f3808e | pbrook | TCGv dest; |
1331 | e6e5906b | pbrook | |
1332 | e6e5906b | pbrook | gen_flush_flags(s); |
1333 | a7812ae4 | pbrook | dest = tcg_temp_new(); |
1334 | e1f3808e | pbrook | tcg_gen_shli_i32(dest, QREG_CC_X, 4);
|
1335 | e1f3808e | pbrook | tcg_gen_or_i32(dest, dest, QREG_CC_DEST); |
1336 | 0633879f | pbrook | return dest;
|
1337 | 0633879f | pbrook | } |
1338 | 0633879f | pbrook | |
1339 | 0633879f | pbrook | DISAS_INSN(move_from_ccr) |
1340 | 0633879f | pbrook | { |
1341 | e1f3808e | pbrook | TCGv reg; |
1342 | e1f3808e | pbrook | TCGv ccr; |
1343 | 0633879f | pbrook | |
1344 | 0633879f | pbrook | ccr = gen_get_ccr(s); |
1345 | e6e5906b | pbrook | reg = DREG(insn, 0);
|
1346 | 0633879f | pbrook | gen_partset_reg(OS_WORD, reg, ccr); |
1347 | e6e5906b | pbrook | } |
1348 | e6e5906b | pbrook | |
1349 | e6e5906b | pbrook | DISAS_INSN(neg) |
1350 | e6e5906b | pbrook | { |
1351 | e1f3808e | pbrook | TCGv reg; |
1352 | e1f3808e | pbrook | TCGv src1; |
1353 | e6e5906b | pbrook | |
1354 | e6e5906b | pbrook | reg = DREG(insn, 0);
|
1355 | a7812ae4 | pbrook | src1 = tcg_temp_new(); |
1356 | e1f3808e | pbrook | tcg_gen_mov_i32(src1, reg); |
1357 | e1f3808e | pbrook | tcg_gen_neg_i32(reg, src1); |
1358 | e6e5906b | pbrook | s->cc_op = CC_OP_SUB; |
1359 | e1f3808e | pbrook | gen_update_cc_add(reg, src1); |
1360 | e1f3808e | pbrook | gen_helper_xflag_lt(QREG_CC_X, tcg_const_i32(0), src1);
|
1361 | e6e5906b | pbrook | s->cc_op = CC_OP_SUB; |
1362 | e6e5906b | pbrook | } |
1363 | e6e5906b | pbrook | |
1364 | 0633879f | pbrook | static void gen_set_sr_im(DisasContext *s, uint16_t val, int ccr_only) |
1365 | 0633879f | pbrook | { |
1366 | e1f3808e | pbrook | tcg_gen_movi_i32(QREG_CC_DEST, val & 0xf);
|
1367 | e1f3808e | pbrook | tcg_gen_movi_i32(QREG_CC_X, (val & 0x10) >> 4); |
1368 | 0633879f | pbrook | if (!ccr_only) {
|
1369 | e1f3808e | pbrook | gen_helper_set_sr(cpu_env, tcg_const_i32(val & 0xff00));
|
1370 | 0633879f | pbrook | } |
1371 | 0633879f | pbrook | } |
1372 | 0633879f | pbrook | |
1373 | 0633879f | pbrook | static void gen_set_sr(DisasContext *s, uint16_t insn, int ccr_only) |
1374 | e6e5906b | pbrook | { |
1375 | e1f3808e | pbrook | TCGv tmp; |
1376 | e1f3808e | pbrook | TCGv reg; |
1377 | e6e5906b | pbrook | |
1378 | e6e5906b | pbrook | s->cc_op = CC_OP_FLAGS; |
1379 | e6e5906b | pbrook | if ((insn & 0x38) == 0) |
1380 | e6e5906b | pbrook | { |
1381 | a7812ae4 | pbrook | tmp = tcg_temp_new(); |
1382 | e6e5906b | pbrook | reg = DREG(insn, 0);
|
1383 | e1f3808e | pbrook | tcg_gen_andi_i32(QREG_CC_DEST, reg, 0xf);
|
1384 | e1f3808e | pbrook | tcg_gen_shri_i32(tmp, reg, 4);
|
1385 | e1f3808e | pbrook | tcg_gen_andi_i32(QREG_CC_X, tmp, 1);
|
1386 | 0633879f | pbrook | if (!ccr_only) {
|
1387 | e1f3808e | pbrook | gen_helper_set_sr(cpu_env, reg); |
1388 | 0633879f | pbrook | } |
1389 | e6e5906b | pbrook | } |
1390 | 0633879f | pbrook | else if ((insn & 0x3f) == 0x3c) |
1391 | e6e5906b | pbrook | { |
1392 | 0633879f | pbrook | uint16_t val; |
1393 | 0633879f | pbrook | val = lduw_code(s->pc); |
1394 | e6e5906b | pbrook | s->pc += 2;
|
1395 | 0633879f | pbrook | gen_set_sr_im(s, val, ccr_only); |
1396 | e6e5906b | pbrook | } |
1397 | e6e5906b | pbrook | else
|
1398 | e6e5906b | pbrook | disas_undef(s, insn); |
1399 | e6e5906b | pbrook | } |
1400 | e6e5906b | pbrook | |
1401 | 0633879f | pbrook | DISAS_INSN(move_to_ccr) |
1402 | 0633879f | pbrook | { |
1403 | 0633879f | pbrook | gen_set_sr(s, insn, 1);
|
1404 | 0633879f | pbrook | } |
1405 | 0633879f | pbrook | |
1406 | e6e5906b | pbrook | DISAS_INSN(not) |
1407 | e6e5906b | pbrook | { |
1408 | e1f3808e | pbrook | TCGv reg; |
1409 | e6e5906b | pbrook | |
1410 | e6e5906b | pbrook | reg = DREG(insn, 0);
|
1411 | e1f3808e | pbrook | tcg_gen_not_i32(reg, reg); |
1412 | e6e5906b | pbrook | gen_logic_cc(s, reg); |
1413 | e6e5906b | pbrook | } |
1414 | e6e5906b | pbrook | |
1415 | e6e5906b | pbrook | DISAS_INSN(swap) |
1416 | e6e5906b | pbrook | { |
1417 | e1f3808e | pbrook | TCGv src1; |
1418 | e1f3808e | pbrook | TCGv src2; |
1419 | e1f3808e | pbrook | TCGv reg; |
1420 | e6e5906b | pbrook | |
1421 | a7812ae4 | pbrook | src1 = tcg_temp_new(); |
1422 | a7812ae4 | pbrook | src2 = tcg_temp_new(); |
1423 | e6e5906b | pbrook | reg = DREG(insn, 0);
|
1424 | e1f3808e | pbrook | tcg_gen_shli_i32(src1, reg, 16);
|
1425 | e1f3808e | pbrook | tcg_gen_shri_i32(src2, reg, 16);
|
1426 | e1f3808e | pbrook | tcg_gen_or_i32(reg, src1, src2); |
1427 | e1f3808e | pbrook | gen_logic_cc(s, reg); |
1428 | e6e5906b | pbrook | } |
1429 | e6e5906b | pbrook | |
1430 | e6e5906b | pbrook | DISAS_INSN(pea) |
1431 | e6e5906b | pbrook | { |
1432 | e1f3808e | pbrook | TCGv tmp; |
1433 | e6e5906b | pbrook | |
1434 | e6e5906b | pbrook | tmp = gen_lea(s, insn, OS_LONG); |
1435 | e1f3808e | pbrook | if (IS_NULL_QREG(tmp)) {
|
1436 | 510ff0b7 | pbrook | gen_addr_fault(s); |
1437 | 510ff0b7 | pbrook | return;
|
1438 | 510ff0b7 | pbrook | } |
1439 | 0633879f | pbrook | gen_push(s, tmp); |
1440 | e6e5906b | pbrook | } |
1441 | e6e5906b | pbrook | |
1442 | e6e5906b | pbrook | DISAS_INSN(ext) |
1443 | e6e5906b | pbrook | { |
1444 | e6e5906b | pbrook | int op;
|
1445 | e1f3808e | pbrook | TCGv reg; |
1446 | e1f3808e | pbrook | TCGv tmp; |
1447 | e6e5906b | pbrook | |
1448 | e6e5906b | pbrook | reg = DREG(insn, 0);
|
1449 | e6e5906b | pbrook | op = (insn >> 6) & 7; |
1450 | a7812ae4 | pbrook | tmp = tcg_temp_new(); |
1451 | e6e5906b | pbrook | if (op == 3) |
1452 | e1f3808e | pbrook | tcg_gen_ext16s_i32(tmp, reg); |
1453 | e6e5906b | pbrook | else
|
1454 | e1f3808e | pbrook | tcg_gen_ext8s_i32(tmp, reg); |
1455 | e6e5906b | pbrook | if (op == 2) |
1456 | e6e5906b | pbrook | gen_partset_reg(OS_WORD, reg, tmp); |
1457 | e6e5906b | pbrook | else
|
1458 | e1f3808e | pbrook | tcg_gen_mov_i32(reg, tmp); |
1459 | e6e5906b | pbrook | gen_logic_cc(s, tmp); |
1460 | e6e5906b | pbrook | } |
1461 | e6e5906b | pbrook | |
1462 | e6e5906b | pbrook | DISAS_INSN(tst) |
1463 | e6e5906b | pbrook | { |
1464 | e6e5906b | pbrook | int opsize;
|
1465 | e1f3808e | pbrook | TCGv tmp; |
1466 | e6e5906b | pbrook | |
1467 | e6e5906b | pbrook | switch ((insn >> 6) & 3) { |
1468 | e6e5906b | pbrook | case 0: /* tst.b */ |
1469 | e6e5906b | pbrook | opsize = OS_BYTE; |
1470 | e6e5906b | pbrook | break;
|
1471 | e6e5906b | pbrook | case 1: /* tst.w */ |
1472 | e6e5906b | pbrook | opsize = OS_WORD; |
1473 | e6e5906b | pbrook | break;
|
1474 | e6e5906b | pbrook | case 2: /* tst.l */ |
1475 | e6e5906b | pbrook | opsize = OS_LONG; |
1476 | e6e5906b | pbrook | break;
|
1477 | e6e5906b | pbrook | default:
|
1478 | e6e5906b | pbrook | abort(); |
1479 | e6e5906b | pbrook | } |
1480 | e1f3808e | pbrook | SRC_EA(tmp, opsize, 1, NULL); |
1481 | e6e5906b | pbrook | gen_logic_cc(s, tmp); |
1482 | e6e5906b | pbrook | } |
1483 | e6e5906b | pbrook | |
1484 | e6e5906b | pbrook | DISAS_INSN(pulse) |
1485 | e6e5906b | pbrook | { |
1486 | e6e5906b | pbrook | /* Implemented as a NOP. */
|
1487 | e6e5906b | pbrook | } |
1488 | e6e5906b | pbrook | |
1489 | e6e5906b | pbrook | DISAS_INSN(illegal) |
1490 | e6e5906b | pbrook | { |
1491 | e6e5906b | pbrook | gen_exception(s, s->pc - 2, EXCP_ILLEGAL);
|
1492 | e6e5906b | pbrook | } |
1493 | e6e5906b | pbrook | |
1494 | e6e5906b | pbrook | /* ??? This should be atomic. */
|
1495 | e6e5906b | pbrook | DISAS_INSN(tas) |
1496 | e6e5906b | pbrook | { |
1497 | e1f3808e | pbrook | TCGv dest; |
1498 | e1f3808e | pbrook | TCGv src1; |
1499 | e1f3808e | pbrook | TCGv addr; |
1500 | e6e5906b | pbrook | |
1501 | a7812ae4 | pbrook | dest = tcg_temp_new(); |
1502 | e1f3808e | pbrook | SRC_EA(src1, OS_BYTE, 1, &addr);
|
1503 | e6e5906b | pbrook | gen_logic_cc(s, src1); |
1504 | e1f3808e | pbrook | tcg_gen_ori_i32(dest, src1, 0x80);
|
1505 | 510ff0b7 | pbrook | DEST_EA(insn, OS_BYTE, dest, &addr); |
1506 | e6e5906b | pbrook | } |
1507 | e6e5906b | pbrook | |
1508 | e6e5906b | pbrook | DISAS_INSN(mull) |
1509 | e6e5906b | pbrook | { |
1510 | e6e5906b | pbrook | uint16_t ext; |
1511 | e1f3808e | pbrook | TCGv reg; |
1512 | e1f3808e | pbrook | TCGv src1; |
1513 | e1f3808e | pbrook | TCGv dest; |
1514 | e6e5906b | pbrook | |
1515 | e6e5906b | pbrook | /* The upper 32 bits of the product are discarded, so
|
1516 | e6e5906b | pbrook | muls.l and mulu.l are functionally equivalent. */
|
1517 | 0633879f | pbrook | ext = lduw_code(s->pc); |
1518 | e6e5906b | pbrook | s->pc += 2;
|
1519 | e6e5906b | pbrook | if (ext & 0x87ff) { |
1520 | e6e5906b | pbrook | gen_exception(s, s->pc - 4, EXCP_UNSUPPORTED);
|
1521 | e6e5906b | pbrook | return;
|
1522 | e6e5906b | pbrook | } |
1523 | e6e5906b | pbrook | reg = DREG(ext, 12);
|
1524 | 510ff0b7 | pbrook | SRC_EA(src1, OS_LONG, 0, NULL); |
1525 | a7812ae4 | pbrook | dest = tcg_temp_new(); |
1526 | e1f3808e | pbrook | tcg_gen_mul_i32(dest, src1, reg); |
1527 | e1f3808e | pbrook | tcg_gen_mov_i32(reg, dest); |
1528 | e6e5906b | pbrook | /* Unlike m68k, coldfire always clears the overflow bit. */
|
1529 | e6e5906b | pbrook | gen_logic_cc(s, dest); |
1530 | e6e5906b | pbrook | } |
1531 | e6e5906b | pbrook | |
1532 | e6e5906b | pbrook | DISAS_INSN(link) |
1533 | e6e5906b | pbrook | { |
1534 | e6e5906b | pbrook | int16_t offset; |
1535 | e1f3808e | pbrook | TCGv reg; |
1536 | e1f3808e | pbrook | TCGv tmp; |
1537 | e6e5906b | pbrook | |
1538 | 0633879f | pbrook | offset = ldsw_code(s->pc); |
1539 | e6e5906b | pbrook | s->pc += 2;
|
1540 | e6e5906b | pbrook | reg = AREG(insn, 0);
|
1541 | a7812ae4 | pbrook | tmp = tcg_temp_new(); |
1542 | e1f3808e | pbrook | tcg_gen_subi_i32(tmp, QREG_SP, 4);
|
1543 | 0633879f | pbrook | gen_store(s, OS_LONG, tmp, reg); |
1544 | e1f3808e | pbrook | if ((insn & 7) != 7) |
1545 | e1f3808e | pbrook | tcg_gen_mov_i32(reg, tmp); |
1546 | e1f3808e | pbrook | tcg_gen_addi_i32(QREG_SP, tmp, offset); |
1547 | e6e5906b | pbrook | } |
1548 | e6e5906b | pbrook | |
1549 | e6e5906b | pbrook | DISAS_INSN(unlk) |
1550 | e6e5906b | pbrook | { |
1551 | e1f3808e | pbrook | TCGv src; |
1552 | e1f3808e | pbrook | TCGv reg; |
1553 | e1f3808e | pbrook | TCGv tmp; |
1554 | e6e5906b | pbrook | |
1555 | a7812ae4 | pbrook | src = tcg_temp_new(); |
1556 | e6e5906b | pbrook | reg = AREG(insn, 0);
|
1557 | e1f3808e | pbrook | tcg_gen_mov_i32(src, reg); |
1558 | 0633879f | pbrook | tmp = gen_load(s, OS_LONG, src, 0);
|
1559 | e1f3808e | pbrook | tcg_gen_mov_i32(reg, tmp); |
1560 | e1f3808e | pbrook | tcg_gen_addi_i32(QREG_SP, src, 4);
|
1561 | e6e5906b | pbrook | } |
1562 | e6e5906b | pbrook | |
1563 | e6e5906b | pbrook | DISAS_INSN(nop) |
1564 | e6e5906b | pbrook | { |
1565 | e6e5906b | pbrook | } |
1566 | e6e5906b | pbrook | |
1567 | e6e5906b | pbrook | DISAS_INSN(rts) |
1568 | e6e5906b | pbrook | { |
1569 | e1f3808e | pbrook | TCGv tmp; |
1570 | e6e5906b | pbrook | |
1571 | 0633879f | pbrook | tmp = gen_load(s, OS_LONG, QREG_SP, 0);
|
1572 | e1f3808e | pbrook | tcg_gen_addi_i32(QREG_SP, QREG_SP, 4);
|
1573 | e6e5906b | pbrook | gen_jmp(s, tmp); |
1574 | e6e5906b | pbrook | } |
1575 | e6e5906b | pbrook | |
1576 | e6e5906b | pbrook | DISAS_INSN(jump) |
1577 | e6e5906b | pbrook | { |
1578 | e1f3808e | pbrook | TCGv tmp; |
1579 | e6e5906b | pbrook | |
1580 | e6e5906b | pbrook | /* Load the target address first to ensure correct exception
|
1581 | e6e5906b | pbrook | behavior. */
|
1582 | e6e5906b | pbrook | tmp = gen_lea(s, insn, OS_LONG); |
1583 | e1f3808e | pbrook | if (IS_NULL_QREG(tmp)) {
|
1584 | 510ff0b7 | pbrook | gen_addr_fault(s); |
1585 | 510ff0b7 | pbrook | return;
|
1586 | 510ff0b7 | pbrook | } |
1587 | e6e5906b | pbrook | if ((insn & 0x40) == 0) { |
1588 | e6e5906b | pbrook | /* jsr */
|
1589 | 351326a6 | Laurent Vivier | gen_push(s, tcg_const_i32(s->pc)); |
1590 | e6e5906b | pbrook | } |
1591 | e6e5906b | pbrook | gen_jmp(s, tmp); |
1592 | e6e5906b | pbrook | } |
1593 | e6e5906b | pbrook | |
1594 | e6e5906b | pbrook | DISAS_INSN(addsubq) |
1595 | e6e5906b | pbrook | { |
1596 | e1f3808e | pbrook | TCGv src1; |
1597 | e1f3808e | pbrook | TCGv src2; |
1598 | e1f3808e | pbrook | TCGv dest; |
1599 | e6e5906b | pbrook | int val;
|
1600 | e1f3808e | pbrook | TCGv addr; |
1601 | e6e5906b | pbrook | |
1602 | 510ff0b7 | pbrook | SRC_EA(src1, OS_LONG, 0, &addr);
|
1603 | e6e5906b | pbrook | val = (insn >> 9) & 7; |
1604 | e6e5906b | pbrook | if (val == 0) |
1605 | e6e5906b | pbrook | val = 8;
|
1606 | a7812ae4 | pbrook | dest = tcg_temp_new(); |
1607 | e1f3808e | pbrook | tcg_gen_mov_i32(dest, src1); |
1608 | e6e5906b | pbrook | if ((insn & 0x38) == 0x08) { |
1609 | e6e5906b | pbrook | /* Don't update condition codes if the destination is an
|
1610 | e6e5906b | pbrook | address register. */
|
1611 | e6e5906b | pbrook | if (insn & 0x0100) { |
1612 | e1f3808e | pbrook | tcg_gen_subi_i32(dest, dest, val); |
1613 | e6e5906b | pbrook | } else {
|
1614 | e1f3808e | pbrook | tcg_gen_addi_i32(dest, dest, val); |
1615 | e6e5906b | pbrook | } |
1616 | e6e5906b | pbrook | } else {
|
1617 | 351326a6 | Laurent Vivier | src2 = tcg_const_i32(val); |
1618 | e6e5906b | pbrook | if (insn & 0x0100) { |
1619 | e1f3808e | pbrook | gen_helper_xflag_lt(QREG_CC_X, dest, src2); |
1620 | e1f3808e | pbrook | tcg_gen_subi_i32(dest, dest, val); |
1621 | e6e5906b | pbrook | s->cc_op = CC_OP_SUB; |
1622 | e6e5906b | pbrook | } else {
|
1623 | e1f3808e | pbrook | tcg_gen_addi_i32(dest, dest, val); |
1624 | e1f3808e | pbrook | gen_helper_xflag_lt(QREG_CC_X, dest, src2); |
1625 | e6e5906b | pbrook | s->cc_op = CC_OP_ADD; |
1626 | e6e5906b | pbrook | } |
1627 | e1f3808e | pbrook | gen_update_cc_add(dest, src2); |
1628 | e6e5906b | pbrook | } |
1629 | 510ff0b7 | pbrook | DEST_EA(insn, OS_LONG, dest, &addr); |
1630 | e6e5906b | pbrook | } |
1631 | e6e5906b | pbrook | |
1632 | e6e5906b | pbrook | DISAS_INSN(tpf) |
1633 | e6e5906b | pbrook | { |
1634 | e6e5906b | pbrook | switch (insn & 7) { |
1635 | e6e5906b | pbrook | case 2: /* One extension word. */ |
1636 | e6e5906b | pbrook | s->pc += 2;
|
1637 | e6e5906b | pbrook | break;
|
1638 | e6e5906b | pbrook | case 3: /* Two extension words. */ |
1639 | e6e5906b | pbrook | s->pc += 4;
|
1640 | e6e5906b | pbrook | break;
|
1641 | e6e5906b | pbrook | case 4: /* No extension words. */ |
1642 | e6e5906b | pbrook | break;
|
1643 | e6e5906b | pbrook | default:
|
1644 | e6e5906b | pbrook | disas_undef(s, insn); |
1645 | e6e5906b | pbrook | } |
1646 | e6e5906b | pbrook | } |
1647 | e6e5906b | pbrook | |
1648 | e6e5906b | pbrook | DISAS_INSN(branch) |
1649 | e6e5906b | pbrook | { |
1650 | e6e5906b | pbrook | int32_t offset; |
1651 | e6e5906b | pbrook | uint32_t base; |
1652 | e6e5906b | pbrook | int op;
|
1653 | e6e5906b | pbrook | int l1;
|
1654 | 3b46e624 | ths | |
1655 | e6e5906b | pbrook | base = s->pc; |
1656 | e6e5906b | pbrook | op = (insn >> 8) & 0xf; |
1657 | e6e5906b | pbrook | offset = (int8_t)insn; |
1658 | e6e5906b | pbrook | if (offset == 0) { |
1659 | 0633879f | pbrook | offset = ldsw_code(s->pc); |
1660 | e6e5906b | pbrook | s->pc += 2;
|
1661 | e6e5906b | pbrook | } else if (offset == -1) { |
1662 | e6e5906b | pbrook | offset = read_im32(s); |
1663 | e6e5906b | pbrook | } |
1664 | e6e5906b | pbrook | if (op == 1) { |
1665 | e6e5906b | pbrook | /* bsr */
|
1666 | 351326a6 | Laurent Vivier | gen_push(s, tcg_const_i32(s->pc)); |
1667 | e6e5906b | pbrook | } |
1668 | e6e5906b | pbrook | gen_flush_cc_op(s); |
1669 | e6e5906b | pbrook | if (op > 1) { |
1670 | e6e5906b | pbrook | /* Bcc */
|
1671 | e6e5906b | pbrook | l1 = gen_new_label(); |
1672 | e6e5906b | pbrook | gen_jmpcc(s, ((insn >> 8) & 0xf) ^ 1, l1); |
1673 | e6e5906b | pbrook | gen_jmp_tb(s, 1, base + offset);
|
1674 | e6e5906b | pbrook | gen_set_label(l1); |
1675 | e6e5906b | pbrook | gen_jmp_tb(s, 0, s->pc);
|
1676 | e6e5906b | pbrook | } else {
|
1677 | e6e5906b | pbrook | /* Unconditional branch. */
|
1678 | e6e5906b | pbrook | gen_jmp_tb(s, 0, base + offset);
|
1679 | e6e5906b | pbrook | } |
1680 | e6e5906b | pbrook | } |
1681 | e6e5906b | pbrook | |
1682 | e6e5906b | pbrook | DISAS_INSN(moveq) |
1683 | e6e5906b | pbrook | { |
1684 | e1f3808e | pbrook | uint32_t val; |
1685 | e6e5906b | pbrook | |
1686 | e1f3808e | pbrook | val = (int8_t)insn; |
1687 | e1f3808e | pbrook | tcg_gen_movi_i32(DREG(insn, 9), val);
|
1688 | e1f3808e | pbrook | gen_logic_cc(s, tcg_const_i32(val)); |
1689 | e6e5906b | pbrook | } |
1690 | e6e5906b | pbrook | |
1691 | e6e5906b | pbrook | DISAS_INSN(mvzs) |
1692 | e6e5906b | pbrook | { |
1693 | e6e5906b | pbrook | int opsize;
|
1694 | e1f3808e | pbrook | TCGv src; |
1695 | e1f3808e | pbrook | TCGv reg; |
1696 | e6e5906b | pbrook | |
1697 | e6e5906b | pbrook | if (insn & 0x40) |
1698 | e6e5906b | pbrook | opsize = OS_WORD; |
1699 | e6e5906b | pbrook | else
|
1700 | e6e5906b | pbrook | opsize = OS_BYTE; |
1701 | 9507fb52 | pbrook | SRC_EA(src, opsize, (insn & 0x80) == 0, NULL); |
1702 | e6e5906b | pbrook | reg = DREG(insn, 9);
|
1703 | e1f3808e | pbrook | tcg_gen_mov_i32(reg, src); |
1704 | e6e5906b | pbrook | gen_logic_cc(s, src); |
1705 | e6e5906b | pbrook | } |
1706 | e6e5906b | pbrook | |
1707 | e6e5906b | pbrook | DISAS_INSN(or) |
1708 | e6e5906b | pbrook | { |
1709 | e1f3808e | pbrook | TCGv reg; |
1710 | e1f3808e | pbrook | TCGv dest; |
1711 | e1f3808e | pbrook | TCGv src; |
1712 | e1f3808e | pbrook | TCGv addr; |
1713 | e6e5906b | pbrook | |
1714 | e6e5906b | pbrook | reg = DREG(insn, 9);
|
1715 | a7812ae4 | pbrook | dest = tcg_temp_new(); |
1716 | e6e5906b | pbrook | if (insn & 0x100) { |
1717 | 510ff0b7 | pbrook | SRC_EA(src, OS_LONG, 0, &addr);
|
1718 | e1f3808e | pbrook | tcg_gen_or_i32(dest, src, reg); |
1719 | 510ff0b7 | pbrook | DEST_EA(insn, OS_LONG, dest, &addr); |
1720 | e6e5906b | pbrook | } else {
|
1721 | 510ff0b7 | pbrook | SRC_EA(src, OS_LONG, 0, NULL); |
1722 | e1f3808e | pbrook | tcg_gen_or_i32(dest, src, reg); |
1723 | e1f3808e | pbrook | tcg_gen_mov_i32(reg, dest); |
1724 | e6e5906b | pbrook | } |
1725 | e6e5906b | pbrook | gen_logic_cc(s, dest); |
1726 | e6e5906b | pbrook | } |
1727 | e6e5906b | pbrook | |
1728 | e6e5906b | pbrook | DISAS_INSN(suba) |
1729 | e6e5906b | pbrook | { |
1730 | e1f3808e | pbrook | TCGv src; |
1731 | e1f3808e | pbrook | TCGv reg; |
1732 | e6e5906b | pbrook | |
1733 | 510ff0b7 | pbrook | SRC_EA(src, OS_LONG, 0, NULL); |
1734 | e6e5906b | pbrook | reg = AREG(insn, 9);
|
1735 | e1f3808e | pbrook | tcg_gen_sub_i32(reg, reg, src); |
1736 | e6e5906b | pbrook | } |
1737 | e6e5906b | pbrook | |
1738 | e6e5906b | pbrook | DISAS_INSN(subx) |
1739 | e6e5906b | pbrook | { |
1740 | e1f3808e | pbrook | TCGv reg; |
1741 | e1f3808e | pbrook | TCGv src; |
1742 | e6e5906b | pbrook | |
1743 | e6e5906b | pbrook | gen_flush_flags(s); |
1744 | e6e5906b | pbrook | reg = DREG(insn, 9);
|
1745 | e6e5906b | pbrook | src = DREG(insn, 0);
|
1746 | e1f3808e | pbrook | gen_helper_subx_cc(reg, cpu_env, reg, src); |
1747 | e6e5906b | pbrook | } |
1748 | e6e5906b | pbrook | |
1749 | e6e5906b | pbrook | DISAS_INSN(mov3q) |
1750 | e6e5906b | pbrook | { |
1751 | e1f3808e | pbrook | TCGv src; |
1752 | e6e5906b | pbrook | int val;
|
1753 | e6e5906b | pbrook | |
1754 | e6e5906b | pbrook | val = (insn >> 9) & 7; |
1755 | e6e5906b | pbrook | if (val == 0) |
1756 | e6e5906b | pbrook | val = -1;
|
1757 | 351326a6 | Laurent Vivier | src = tcg_const_i32(val); |
1758 | e6e5906b | pbrook | gen_logic_cc(s, src); |
1759 | 510ff0b7 | pbrook | DEST_EA(insn, OS_LONG, src, NULL);
|
1760 | e6e5906b | pbrook | } |
1761 | e6e5906b | pbrook | |
1762 | e6e5906b | pbrook | DISAS_INSN(cmp) |
1763 | e6e5906b | pbrook | { |
1764 | e6e5906b | pbrook | int op;
|
1765 | e1f3808e | pbrook | TCGv src; |
1766 | e1f3808e | pbrook | TCGv reg; |
1767 | e1f3808e | pbrook | TCGv dest; |
1768 | e6e5906b | pbrook | int opsize;
|
1769 | e6e5906b | pbrook | |
1770 | e6e5906b | pbrook | op = (insn >> 6) & 3; |
1771 | e6e5906b | pbrook | switch (op) {
|
1772 | e6e5906b | pbrook | case 0: /* cmp.b */ |
1773 | e6e5906b | pbrook | opsize = OS_BYTE; |
1774 | e6e5906b | pbrook | s->cc_op = CC_OP_CMPB; |
1775 | e6e5906b | pbrook | break;
|
1776 | e6e5906b | pbrook | case 1: /* cmp.w */ |
1777 | e6e5906b | pbrook | opsize = OS_WORD; |
1778 | e6e5906b | pbrook | s->cc_op = CC_OP_CMPW; |
1779 | e6e5906b | pbrook | break;
|
1780 | e6e5906b | pbrook | case 2: /* cmp.l */ |
1781 | e6e5906b | pbrook | opsize = OS_LONG; |
1782 | e6e5906b | pbrook | s->cc_op = CC_OP_SUB; |
1783 | e6e5906b | pbrook | break;
|
1784 | e6e5906b | pbrook | default:
|
1785 | e6e5906b | pbrook | abort(); |
1786 | e6e5906b | pbrook | } |
1787 | e1f3808e | pbrook | SRC_EA(src, opsize, 1, NULL); |
1788 | e6e5906b | pbrook | reg = DREG(insn, 9);
|
1789 | a7812ae4 | pbrook | dest = tcg_temp_new(); |
1790 | e1f3808e | pbrook | tcg_gen_sub_i32(dest, reg, src); |
1791 | e1f3808e | pbrook | gen_update_cc_add(dest, src); |
1792 | e6e5906b | pbrook | } |
1793 | e6e5906b | pbrook | |
1794 | e6e5906b | pbrook | DISAS_INSN(cmpa) |
1795 | e6e5906b | pbrook | { |
1796 | e6e5906b | pbrook | int opsize;
|
1797 | e1f3808e | pbrook | TCGv src; |
1798 | e1f3808e | pbrook | TCGv reg; |
1799 | e1f3808e | pbrook | TCGv dest; |
1800 | e6e5906b | pbrook | |
1801 | e6e5906b | pbrook | if (insn & 0x100) { |
1802 | e6e5906b | pbrook | opsize = OS_LONG; |
1803 | e6e5906b | pbrook | } else {
|
1804 | e6e5906b | pbrook | opsize = OS_WORD; |
1805 | e6e5906b | pbrook | } |
1806 | e1f3808e | pbrook | SRC_EA(src, opsize, 1, NULL); |
1807 | e6e5906b | pbrook | reg = AREG(insn, 9);
|
1808 | a7812ae4 | pbrook | dest = tcg_temp_new(); |
1809 | e1f3808e | pbrook | tcg_gen_sub_i32(dest, reg, src); |
1810 | e1f3808e | pbrook | gen_update_cc_add(dest, src); |
1811 | e6e5906b | pbrook | s->cc_op = CC_OP_SUB; |
1812 | e6e5906b | pbrook | } |
1813 | e6e5906b | pbrook | |
1814 | e6e5906b | pbrook | DISAS_INSN(eor) |
1815 | e6e5906b | pbrook | { |
1816 | e1f3808e | pbrook | TCGv src; |
1817 | e1f3808e | pbrook | TCGv reg; |
1818 | e1f3808e | pbrook | TCGv dest; |
1819 | e1f3808e | pbrook | TCGv addr; |
1820 | e6e5906b | pbrook | |
1821 | 510ff0b7 | pbrook | SRC_EA(src, OS_LONG, 0, &addr);
|
1822 | e6e5906b | pbrook | reg = DREG(insn, 9);
|
1823 | a7812ae4 | pbrook | dest = tcg_temp_new(); |
1824 | e1f3808e | pbrook | tcg_gen_xor_i32(dest, src, reg); |
1825 | e6e5906b | pbrook | gen_logic_cc(s, dest); |
1826 | 510ff0b7 | pbrook | DEST_EA(insn, OS_LONG, dest, &addr); |
1827 | e6e5906b | pbrook | } |
1828 | e6e5906b | pbrook | |
1829 | e6e5906b | pbrook | DISAS_INSN(and) |
1830 | e6e5906b | pbrook | { |
1831 | e1f3808e | pbrook | TCGv src; |
1832 | e1f3808e | pbrook | TCGv reg; |
1833 | e1f3808e | pbrook | TCGv dest; |
1834 | e1f3808e | pbrook | TCGv addr; |
1835 | e6e5906b | pbrook | |
1836 | e6e5906b | pbrook | reg = DREG(insn, 9);
|
1837 | a7812ae4 | pbrook | dest = tcg_temp_new(); |
1838 | e6e5906b | pbrook | if (insn & 0x100) { |
1839 | 510ff0b7 | pbrook | SRC_EA(src, OS_LONG, 0, &addr);
|
1840 | e1f3808e | pbrook | tcg_gen_and_i32(dest, src, reg); |
1841 | 510ff0b7 | pbrook | DEST_EA(insn, OS_LONG, dest, &addr); |
1842 | e6e5906b | pbrook | } else {
|
1843 | 510ff0b7 | pbrook | SRC_EA(src, OS_LONG, 0, NULL); |
1844 | e1f3808e | pbrook | tcg_gen_and_i32(dest, src, reg); |
1845 | e1f3808e | pbrook | tcg_gen_mov_i32(reg, dest); |
1846 | e6e5906b | pbrook | } |
1847 | e6e5906b | pbrook | gen_logic_cc(s, dest); |
1848 | e6e5906b | pbrook | } |
1849 | e6e5906b | pbrook | |
1850 | e6e5906b | pbrook | DISAS_INSN(adda) |
1851 | e6e5906b | pbrook | { |
1852 | e1f3808e | pbrook | TCGv src; |
1853 | e1f3808e | pbrook | TCGv reg; |
1854 | e6e5906b | pbrook | |
1855 | 510ff0b7 | pbrook | SRC_EA(src, OS_LONG, 0, NULL); |
1856 | e6e5906b | pbrook | reg = AREG(insn, 9);
|
1857 | e1f3808e | pbrook | tcg_gen_add_i32(reg, reg, src); |
1858 | e6e5906b | pbrook | } |
1859 | e6e5906b | pbrook | |
1860 | e6e5906b | pbrook | DISAS_INSN(addx) |
1861 | e6e5906b | pbrook | { |
1862 | e1f3808e | pbrook | TCGv reg; |
1863 | e1f3808e | pbrook | TCGv src; |
1864 | e6e5906b | pbrook | |
1865 | e6e5906b | pbrook | gen_flush_flags(s); |
1866 | e6e5906b | pbrook | reg = DREG(insn, 9);
|
1867 | e6e5906b | pbrook | src = DREG(insn, 0);
|
1868 | e1f3808e | pbrook | gen_helper_addx_cc(reg, cpu_env, reg, src); |
1869 | e6e5906b | pbrook | s->cc_op = CC_OP_FLAGS; |
1870 | e6e5906b | pbrook | } |
1871 | e6e5906b | pbrook | |
1872 | e1f3808e | pbrook | /* TODO: This could be implemented without helper functions. */
|
1873 | e6e5906b | pbrook | DISAS_INSN(shift_im) |
1874 | e6e5906b | pbrook | { |
1875 | e1f3808e | pbrook | TCGv reg; |
1876 | e6e5906b | pbrook | int tmp;
|
1877 | e1f3808e | pbrook | TCGv shift; |
1878 | e6e5906b | pbrook | |
1879 | e6e5906b | pbrook | reg = DREG(insn, 0);
|
1880 | e6e5906b | pbrook | tmp = (insn >> 9) & 7; |
1881 | e6e5906b | pbrook | if (tmp == 0) |
1882 | e1f3808e | pbrook | tmp = 8;
|
1883 | 351326a6 | Laurent Vivier | shift = tcg_const_i32(tmp); |
1884 | e1f3808e | pbrook | /* No need to flush flags becuse we know we will set C flag. */
|
1885 | e6e5906b | pbrook | if (insn & 0x100) { |
1886 | e1f3808e | pbrook | gen_helper_shl_cc(reg, cpu_env, reg, shift); |
1887 | e6e5906b | pbrook | } else {
|
1888 | e6e5906b | pbrook | if (insn & 8) { |
1889 | e1f3808e | pbrook | gen_helper_shr_cc(reg, cpu_env, reg, shift); |
1890 | e6e5906b | pbrook | } else {
|
1891 | e1f3808e | pbrook | gen_helper_sar_cc(reg, cpu_env, reg, shift); |
1892 | e6e5906b | pbrook | } |
1893 | e6e5906b | pbrook | } |
1894 | e1f3808e | pbrook | s->cc_op = CC_OP_SHIFT; |
1895 | e6e5906b | pbrook | } |
1896 | e6e5906b | pbrook | |
1897 | e6e5906b | pbrook | DISAS_INSN(shift_reg) |
1898 | e6e5906b | pbrook | { |
1899 | e1f3808e | pbrook | TCGv reg; |
1900 | e1f3808e | pbrook | TCGv shift; |
1901 | e6e5906b | pbrook | |
1902 | e6e5906b | pbrook | reg = DREG(insn, 0);
|
1903 | e1f3808e | pbrook | shift = DREG(insn, 9);
|
1904 | e1f3808e | pbrook | /* Shift by zero leaves C flag unmodified. */
|
1905 | e1f3808e | pbrook | gen_flush_flags(s); |
1906 | e6e5906b | pbrook | if (insn & 0x100) { |
1907 | e1f3808e | pbrook | gen_helper_shl_cc(reg, cpu_env, reg, shift); |
1908 | e6e5906b | pbrook | } else {
|
1909 | e6e5906b | pbrook | if (insn & 8) { |
1910 | e1f3808e | pbrook | gen_helper_shr_cc(reg, cpu_env, reg, shift); |
1911 | e6e5906b | pbrook | } else {
|
1912 | e1f3808e | pbrook | gen_helper_sar_cc(reg, cpu_env, reg, shift); |
1913 | e6e5906b | pbrook | } |
1914 | e6e5906b | pbrook | } |
1915 | e1f3808e | pbrook | s->cc_op = CC_OP_SHIFT; |
1916 | e6e5906b | pbrook | } |
1917 | e6e5906b | pbrook | |
1918 | e6e5906b | pbrook | DISAS_INSN(ff1) |
1919 | e6e5906b | pbrook | { |
1920 | e1f3808e | pbrook | TCGv reg; |
1921 | 821f7e76 | pbrook | reg = DREG(insn, 0);
|
1922 | 821f7e76 | pbrook | gen_logic_cc(s, reg); |
1923 | e1f3808e | pbrook | gen_helper_ff1(reg, reg); |
1924 | e6e5906b | pbrook | } |
1925 | e6e5906b | pbrook | |
1926 | e1f3808e | pbrook | static TCGv gen_get_sr(DisasContext *s)
|
1927 | 0633879f | pbrook | { |
1928 | e1f3808e | pbrook | TCGv ccr; |
1929 | e1f3808e | pbrook | TCGv sr; |
1930 | 0633879f | pbrook | |
1931 | 0633879f | pbrook | ccr = gen_get_ccr(s); |
1932 | a7812ae4 | pbrook | sr = tcg_temp_new(); |
1933 | e1f3808e | pbrook | tcg_gen_andi_i32(sr, QREG_SR, 0xffe0);
|
1934 | e1f3808e | pbrook | tcg_gen_or_i32(sr, sr, ccr); |
1935 | 0633879f | pbrook | return sr;
|
1936 | 0633879f | pbrook | } |
1937 | 0633879f | pbrook | |
1938 | e6e5906b | pbrook | DISAS_INSN(strldsr) |
1939 | e6e5906b | pbrook | { |
1940 | e6e5906b | pbrook | uint16_t ext; |
1941 | e6e5906b | pbrook | uint32_t addr; |
1942 | e6e5906b | pbrook | |
1943 | e6e5906b | pbrook | addr = s->pc - 2;
|
1944 | 0633879f | pbrook | ext = lduw_code(s->pc); |
1945 | e6e5906b | pbrook | s->pc += 2;
|
1946 | 0633879f | pbrook | if (ext != 0x46FC) { |
1947 | e6e5906b | pbrook | gen_exception(s, addr, EXCP_UNSUPPORTED); |
1948 | 0633879f | pbrook | return;
|
1949 | 0633879f | pbrook | } |
1950 | 0633879f | pbrook | ext = lduw_code(s->pc); |
1951 | 0633879f | pbrook | s->pc += 2;
|
1952 | 0633879f | pbrook | if (IS_USER(s) || (ext & SR_S) == 0) { |
1953 | e6e5906b | pbrook | gen_exception(s, addr, EXCP_PRIVILEGE); |
1954 | 0633879f | pbrook | return;
|
1955 | 0633879f | pbrook | } |
1956 | 0633879f | pbrook | gen_push(s, gen_get_sr(s)); |
1957 | 0633879f | pbrook | gen_set_sr_im(s, ext, 0);
|
1958 | e6e5906b | pbrook | } |
1959 | e6e5906b | pbrook | |
1960 | e6e5906b | pbrook | DISAS_INSN(move_from_sr) |
1961 | e6e5906b | pbrook | { |
1962 | e1f3808e | pbrook | TCGv reg; |
1963 | e1f3808e | pbrook | TCGv sr; |
1964 | 0633879f | pbrook | |
1965 | 0633879f | pbrook | if (IS_USER(s)) {
|
1966 | 0633879f | pbrook | gen_exception(s, s->pc - 2, EXCP_PRIVILEGE);
|
1967 | 0633879f | pbrook | return;
|
1968 | 0633879f | pbrook | } |
1969 | 0633879f | pbrook | sr = gen_get_sr(s); |
1970 | 0633879f | pbrook | reg = DREG(insn, 0);
|
1971 | 0633879f | pbrook | gen_partset_reg(OS_WORD, reg, sr); |
1972 | e6e5906b | pbrook | } |
1973 | e6e5906b | pbrook | |
1974 | e6e5906b | pbrook | DISAS_INSN(move_to_sr) |
1975 | e6e5906b | pbrook | { |
1976 | 0633879f | pbrook | if (IS_USER(s)) {
|
1977 | 0633879f | pbrook | gen_exception(s, s->pc - 2, EXCP_PRIVILEGE);
|
1978 | 0633879f | pbrook | return;
|
1979 | 0633879f | pbrook | } |
1980 | 0633879f | pbrook | gen_set_sr(s, insn, 0);
|
1981 | 0633879f | pbrook | gen_lookup_tb(s); |
1982 | e6e5906b | pbrook | } |
1983 | e6e5906b | pbrook | |
1984 | e6e5906b | pbrook | DISAS_INSN(move_from_usp) |
1985 | e6e5906b | pbrook | { |
1986 | 0633879f | pbrook | if (IS_USER(s)) {
|
1987 | 0633879f | pbrook | gen_exception(s, s->pc - 2, EXCP_PRIVILEGE);
|
1988 | 0633879f | pbrook | return;
|
1989 | 0633879f | pbrook | } |
1990 | 0633879f | pbrook | /* TODO: Implement USP. */
|
1991 | 0633879f | pbrook | gen_exception(s, s->pc - 2, EXCP_ILLEGAL);
|
1992 | e6e5906b | pbrook | } |
1993 | e6e5906b | pbrook | |
1994 | e6e5906b | pbrook | DISAS_INSN(move_to_usp) |
1995 | e6e5906b | pbrook | { |
1996 | 0633879f | pbrook | if (IS_USER(s)) {
|
1997 | 0633879f | pbrook | gen_exception(s, s->pc - 2, EXCP_PRIVILEGE);
|
1998 | 0633879f | pbrook | return;
|
1999 | 0633879f | pbrook | } |
2000 | 0633879f | pbrook | /* TODO: Implement USP. */
|
2001 | 0633879f | pbrook | gen_exception(s, s->pc - 2, EXCP_ILLEGAL);
|
2002 | e6e5906b | pbrook | } |
2003 | e6e5906b | pbrook | |
2004 | e6e5906b | pbrook | DISAS_INSN(halt) |
2005 | e6e5906b | pbrook | { |
2006 | e1f3808e | pbrook | gen_exception(s, s->pc, EXCP_HALT_INSN); |
2007 | e6e5906b | pbrook | } |
2008 | e6e5906b | pbrook | |
2009 | e6e5906b | pbrook | DISAS_INSN(stop) |
2010 | e6e5906b | pbrook | { |
2011 | 0633879f | pbrook | uint16_t ext; |
2012 | 0633879f | pbrook | |
2013 | 0633879f | pbrook | if (IS_USER(s)) {
|
2014 | 0633879f | pbrook | gen_exception(s, s->pc - 2, EXCP_PRIVILEGE);
|
2015 | 0633879f | pbrook | return;
|
2016 | 0633879f | pbrook | } |
2017 | 0633879f | pbrook | |
2018 | 0633879f | pbrook | ext = lduw_code(s->pc); |
2019 | 0633879f | pbrook | s->pc += 2;
|
2020 | 0633879f | pbrook | |
2021 | 0633879f | pbrook | gen_set_sr_im(s, ext, 0);
|
2022 | e1f3808e | pbrook | tcg_gen_movi_i32(QREG_HALTED, 1);
|
2023 | e1f3808e | pbrook | gen_exception(s, s->pc, EXCP_HLT); |
2024 | e6e5906b | pbrook | } |
2025 | e6e5906b | pbrook | |
2026 | e6e5906b | pbrook | DISAS_INSN(rte) |
2027 | e6e5906b | pbrook | { |
2028 | 0633879f | pbrook | if (IS_USER(s)) {
|
2029 | 0633879f | pbrook | gen_exception(s, s->pc - 2, EXCP_PRIVILEGE);
|
2030 | 0633879f | pbrook | return;
|
2031 | 0633879f | pbrook | } |
2032 | 0633879f | pbrook | gen_exception(s, s->pc - 2, EXCP_RTE);
|
2033 | e6e5906b | pbrook | } |
2034 | e6e5906b | pbrook | |
2035 | e6e5906b | pbrook | DISAS_INSN(movec) |
2036 | e6e5906b | pbrook | { |
2037 | 0633879f | pbrook | uint16_t ext; |
2038 | e1f3808e | pbrook | TCGv reg; |
2039 | 0633879f | pbrook | |
2040 | 0633879f | pbrook | if (IS_USER(s)) {
|
2041 | 0633879f | pbrook | gen_exception(s, s->pc - 2, EXCP_PRIVILEGE);
|
2042 | 0633879f | pbrook | return;
|
2043 | 0633879f | pbrook | } |
2044 | 0633879f | pbrook | |
2045 | 0633879f | pbrook | ext = lduw_code(s->pc); |
2046 | 0633879f | pbrook | s->pc += 2;
|
2047 | 0633879f | pbrook | |
2048 | 0633879f | pbrook | if (ext & 0x8000) { |
2049 | 0633879f | pbrook | reg = AREG(ext, 12);
|
2050 | 0633879f | pbrook | } else {
|
2051 | 0633879f | pbrook | reg = DREG(ext, 12);
|
2052 | 0633879f | pbrook | } |
2053 | e1f3808e | pbrook | gen_helper_movec(cpu_env, tcg_const_i32(ext & 0xfff), reg);
|
2054 | 0633879f | pbrook | gen_lookup_tb(s); |
2055 | e6e5906b | pbrook | } |
2056 | e6e5906b | pbrook | |
2057 | e6e5906b | pbrook | DISAS_INSN(intouch) |
2058 | e6e5906b | pbrook | { |
2059 | 0633879f | pbrook | if (IS_USER(s)) {
|
2060 | 0633879f | pbrook | gen_exception(s, s->pc - 2, EXCP_PRIVILEGE);
|
2061 | 0633879f | pbrook | return;
|
2062 | 0633879f | pbrook | } |
2063 | 0633879f | pbrook | /* ICache fetch. Implement as no-op. */
|
2064 | e6e5906b | pbrook | } |
2065 | e6e5906b | pbrook | |
2066 | e6e5906b | pbrook | DISAS_INSN(cpushl) |
2067 | e6e5906b | pbrook | { |
2068 | 0633879f | pbrook | if (IS_USER(s)) {
|
2069 | 0633879f | pbrook | gen_exception(s, s->pc - 2, EXCP_PRIVILEGE);
|
2070 | 0633879f | pbrook | return;
|
2071 | 0633879f | pbrook | } |
2072 | 0633879f | pbrook | /* Cache push/invalidate. Implement as no-op. */
|
2073 | e6e5906b | pbrook | } |
2074 | e6e5906b | pbrook | |
2075 | e6e5906b | pbrook | DISAS_INSN(wddata) |
2076 | e6e5906b | pbrook | { |
2077 | e6e5906b | pbrook | gen_exception(s, s->pc - 2, EXCP_PRIVILEGE);
|
2078 | e6e5906b | pbrook | } |
2079 | e6e5906b | pbrook | |
2080 | e6e5906b | pbrook | DISAS_INSN(wdebug) |
2081 | e6e5906b | pbrook | { |
2082 | 0633879f | pbrook | if (IS_USER(s)) {
|
2083 | 0633879f | pbrook | gen_exception(s, s->pc - 2, EXCP_PRIVILEGE);
|
2084 | 0633879f | pbrook | return;
|
2085 | 0633879f | pbrook | } |
2086 | 0633879f | pbrook | /* TODO: Implement wdebug. */
|
2087 | 0633879f | pbrook | qemu_assert(0, "WDEBUG not implemented"); |
2088 | e6e5906b | pbrook | } |
2089 | e6e5906b | pbrook | |
2090 | e6e5906b | pbrook | DISAS_INSN(trap) |
2091 | e6e5906b | pbrook | { |
2092 | e6e5906b | pbrook | gen_exception(s, s->pc - 2, EXCP_TRAP0 + (insn & 0xf)); |
2093 | e6e5906b | pbrook | } |
2094 | e6e5906b | pbrook | |
2095 | e6e5906b | pbrook | /* ??? FP exceptions are not implemented. Most exceptions are deferred until
|
2096 | e6e5906b | pbrook | immediately before the next FP instruction is executed. */
|
2097 | e6e5906b | pbrook | DISAS_INSN(fpu) |
2098 | e6e5906b | pbrook | { |
2099 | e6e5906b | pbrook | uint16_t ext; |
2100 | a7812ae4 | pbrook | int32_t offset; |
2101 | e6e5906b | pbrook | int opmode;
|
2102 | a7812ae4 | pbrook | TCGv_i64 src; |
2103 | a7812ae4 | pbrook | TCGv_i64 dest; |
2104 | a7812ae4 | pbrook | TCGv_i64 res; |
2105 | a7812ae4 | pbrook | TCGv tmp32; |
2106 | e6e5906b | pbrook | int round;
|
2107 | a7812ae4 | pbrook | int set_dest;
|
2108 | e6e5906b | pbrook | int opsize;
|
2109 | e6e5906b | pbrook | |
2110 | 0633879f | pbrook | ext = lduw_code(s->pc); |
2111 | e6e5906b | pbrook | s->pc += 2;
|
2112 | e6e5906b | pbrook | opmode = ext & 0x7f;
|
2113 | e6e5906b | pbrook | switch ((ext >> 13) & 7) { |
2114 | e6e5906b | pbrook | case 0: case 2: |
2115 | e6e5906b | pbrook | break;
|
2116 | e6e5906b | pbrook | case 1: |
2117 | e6e5906b | pbrook | goto undef;
|
2118 | e6e5906b | pbrook | case 3: /* fmove out */ |
2119 | e6e5906b | pbrook | src = FREG(ext, 7);
|
2120 | a7812ae4 | pbrook | tmp32 = tcg_temp_new_i32(); |
2121 | e6e5906b | pbrook | /* fmove */
|
2122 | e6e5906b | pbrook | /* ??? TODO: Proper behavior on overflow. */
|
2123 | e6e5906b | pbrook | switch ((ext >> 10) & 7) { |
2124 | e6e5906b | pbrook | case 0: |
2125 | e6e5906b | pbrook | opsize = OS_LONG; |
2126 | a7812ae4 | pbrook | gen_helper_f64_to_i32(tmp32, cpu_env, src); |
2127 | e6e5906b | pbrook | break;
|
2128 | e6e5906b | pbrook | case 1: |
2129 | e6e5906b | pbrook | opsize = OS_SINGLE; |
2130 | a7812ae4 | pbrook | gen_helper_f64_to_f32(tmp32, cpu_env, src); |
2131 | e6e5906b | pbrook | break;
|
2132 | e6e5906b | pbrook | case 4: |
2133 | e6e5906b | pbrook | opsize = OS_WORD; |
2134 | a7812ae4 | pbrook | gen_helper_f64_to_i32(tmp32, cpu_env, src); |
2135 | e6e5906b | pbrook | break;
|
2136 | a7812ae4 | pbrook | case 5: /* OS_DOUBLE */ |
2137 | a7812ae4 | pbrook | tcg_gen_mov_i32(tmp32, AREG(insn, 0));
|
2138 | c59b97aa | pbrook | switch ((insn >> 3) & 7) { |
2139 | a7812ae4 | pbrook | case 2: |
2140 | a7812ae4 | pbrook | case 3: |
2141 | 243ee8f7 | pbrook | break;
|
2142 | a7812ae4 | pbrook | case 4: |
2143 | a7812ae4 | pbrook | tcg_gen_addi_i32(tmp32, tmp32, -8);
|
2144 | a7812ae4 | pbrook | break;
|
2145 | a7812ae4 | pbrook | case 5: |
2146 | a7812ae4 | pbrook | offset = ldsw_code(s->pc); |
2147 | a7812ae4 | pbrook | s->pc += 2;
|
2148 | a7812ae4 | pbrook | tcg_gen_addi_i32(tmp32, tmp32, offset); |
2149 | a7812ae4 | pbrook | break;
|
2150 | a7812ae4 | pbrook | default:
|
2151 | a7812ae4 | pbrook | goto undef;
|
2152 | a7812ae4 | pbrook | } |
2153 | a7812ae4 | pbrook | gen_store64(s, tmp32, src); |
2154 | c59b97aa | pbrook | switch ((insn >> 3) & 7) { |
2155 | a7812ae4 | pbrook | case 3: |
2156 | a7812ae4 | pbrook | tcg_gen_addi_i32(tmp32, tmp32, 8);
|
2157 | a7812ae4 | pbrook | tcg_gen_mov_i32(AREG(insn, 0), tmp32);
|
2158 | a7812ae4 | pbrook | break;
|
2159 | a7812ae4 | pbrook | case 4: |
2160 | a7812ae4 | pbrook | tcg_gen_mov_i32(AREG(insn, 0), tmp32);
|
2161 | a7812ae4 | pbrook | break;
|
2162 | a7812ae4 | pbrook | } |
2163 | a7812ae4 | pbrook | tcg_temp_free_i32(tmp32); |
2164 | a7812ae4 | pbrook | return;
|
2165 | e6e5906b | pbrook | case 6: |
2166 | e6e5906b | pbrook | opsize = OS_BYTE; |
2167 | a7812ae4 | pbrook | gen_helper_f64_to_i32(tmp32, cpu_env, src); |
2168 | e6e5906b | pbrook | break;
|
2169 | e6e5906b | pbrook | default:
|
2170 | e6e5906b | pbrook | goto undef;
|
2171 | e6e5906b | pbrook | } |
2172 | a7812ae4 | pbrook | DEST_EA(insn, opsize, tmp32, NULL);
|
2173 | a7812ae4 | pbrook | tcg_temp_free_i32(tmp32); |
2174 | e6e5906b | pbrook | return;
|
2175 | e6e5906b | pbrook | case 4: /* fmove to control register. */ |
2176 | e6e5906b | pbrook | switch ((ext >> 10) & 7) { |
2177 | e6e5906b | pbrook | case 4: /* FPCR */ |
2178 | e6e5906b | pbrook | /* Not implemented. Ignore writes. */
|
2179 | e6e5906b | pbrook | break;
|
2180 | e6e5906b | pbrook | case 1: /* FPIAR */ |
2181 | e6e5906b | pbrook | case 2: /* FPSR */ |
2182 | e6e5906b | pbrook | default:
|
2183 | e6e5906b | pbrook | cpu_abort(NULL, "Unimplemented: fmove to control %d", |
2184 | e6e5906b | pbrook | (ext >> 10) & 7); |
2185 | e6e5906b | pbrook | } |
2186 | e6e5906b | pbrook | break;
|
2187 | e6e5906b | pbrook | case 5: /* fmove from control register. */ |
2188 | e6e5906b | pbrook | switch ((ext >> 10) & 7) { |
2189 | e6e5906b | pbrook | case 4: /* FPCR */ |
2190 | e6e5906b | pbrook | /* Not implemented. Always return zero. */
|
2191 | 351326a6 | Laurent Vivier | tmp32 = tcg_const_i32(0);
|
2192 | e6e5906b | pbrook | break;
|
2193 | e6e5906b | pbrook | case 1: /* FPIAR */ |
2194 | e6e5906b | pbrook | case 2: /* FPSR */ |
2195 | e6e5906b | pbrook | default:
|
2196 | e6e5906b | pbrook | cpu_abort(NULL, "Unimplemented: fmove from control %d", |
2197 | e6e5906b | pbrook | (ext >> 10) & 7); |
2198 | e6e5906b | pbrook | goto undef;
|
2199 | e6e5906b | pbrook | } |
2200 | a7812ae4 | pbrook | DEST_EA(insn, OS_LONG, tmp32, NULL);
|
2201 | e6e5906b | pbrook | break;
|
2202 | 5fafdf24 | ths | case 6: /* fmovem */ |
2203 | e6e5906b | pbrook | case 7: |
2204 | e6e5906b | pbrook | { |
2205 | e1f3808e | pbrook | TCGv addr; |
2206 | e1f3808e | pbrook | uint16_t mask; |
2207 | e1f3808e | pbrook | int i;
|
2208 | e1f3808e | pbrook | if ((ext & 0x1f00) != 0x1000 || (ext & 0xff) == 0) |
2209 | e1f3808e | pbrook | goto undef;
|
2210 | a7812ae4 | pbrook | tmp32 = gen_lea(s, insn, OS_LONG); |
2211 | a7812ae4 | pbrook | if (IS_NULL_QREG(tmp32)) {
|
2212 | e1f3808e | pbrook | gen_addr_fault(s); |
2213 | e1f3808e | pbrook | return;
|
2214 | e1f3808e | pbrook | } |
2215 | a7812ae4 | pbrook | addr = tcg_temp_new_i32(); |
2216 | a7812ae4 | pbrook | tcg_gen_mov_i32(addr, tmp32); |
2217 | e1f3808e | pbrook | mask = 0x80;
|
2218 | e1f3808e | pbrook | for (i = 0; i < 8; i++) { |
2219 | e1f3808e | pbrook | if (ext & mask) {
|
2220 | e1f3808e | pbrook | s->is_mem = 1;
|
2221 | e1f3808e | pbrook | dest = FREG(i, 0);
|
2222 | e1f3808e | pbrook | if (ext & (1 << 13)) { |
2223 | e1f3808e | pbrook | /* store */
|
2224 | e1f3808e | pbrook | tcg_gen_qemu_stf64(dest, addr, IS_USER(s)); |
2225 | e1f3808e | pbrook | } else {
|
2226 | e1f3808e | pbrook | /* load */
|
2227 | e1f3808e | pbrook | tcg_gen_qemu_ldf64(dest, addr, IS_USER(s)); |
2228 | e1f3808e | pbrook | } |
2229 | e1f3808e | pbrook | if (ext & (mask - 1)) |
2230 | e1f3808e | pbrook | tcg_gen_addi_i32(addr, addr, 8);
|
2231 | e6e5906b | pbrook | } |
2232 | e1f3808e | pbrook | mask >>= 1;
|
2233 | e6e5906b | pbrook | } |
2234 | 18307f26 | pbrook | tcg_temp_free_i32(addr); |
2235 | e6e5906b | pbrook | } |
2236 | e6e5906b | pbrook | return;
|
2237 | e6e5906b | pbrook | } |
2238 | e6e5906b | pbrook | if (ext & (1 << 14)) { |
2239 | e6e5906b | pbrook | /* Source effective address. */
|
2240 | e6e5906b | pbrook | switch ((ext >> 10) & 7) { |
2241 | e6e5906b | pbrook | case 0: opsize = OS_LONG; break; |
2242 | e6e5906b | pbrook | case 1: opsize = OS_SINGLE; break; |
2243 | e6e5906b | pbrook | case 4: opsize = OS_WORD; break; |
2244 | e6e5906b | pbrook | case 5: opsize = OS_DOUBLE; break; |
2245 | e6e5906b | pbrook | case 6: opsize = OS_BYTE; break; |
2246 | e6e5906b | pbrook | default:
|
2247 | e6e5906b | pbrook | goto undef;
|
2248 | e6e5906b | pbrook | } |
2249 | e6e5906b | pbrook | if (opsize == OS_DOUBLE) {
|
2250 | a7812ae4 | pbrook | tmp32 = tcg_temp_new_i32(); |
2251 | a7812ae4 | pbrook | tcg_gen_mov_i32(tmp32, AREG(insn, 0));
|
2252 | c59b97aa | pbrook | switch ((insn >> 3) & 7) { |
2253 | a7812ae4 | pbrook | case 2: |
2254 | a7812ae4 | pbrook | case 3: |
2255 | 243ee8f7 | pbrook | break;
|
2256 | a7812ae4 | pbrook | case 4: |
2257 | a7812ae4 | pbrook | tcg_gen_addi_i32(tmp32, tmp32, -8);
|
2258 | a7812ae4 | pbrook | break;
|
2259 | a7812ae4 | pbrook | case 5: |
2260 | a7812ae4 | pbrook | offset = ldsw_code(s->pc); |
2261 | a7812ae4 | pbrook | s->pc += 2;
|
2262 | a7812ae4 | pbrook | tcg_gen_addi_i32(tmp32, tmp32, offset); |
2263 | a7812ae4 | pbrook | break;
|
2264 | a7812ae4 | pbrook | case 7: |
2265 | a7812ae4 | pbrook | offset = ldsw_code(s->pc); |
2266 | a7812ae4 | pbrook | offset += s->pc - 2;
|
2267 | a7812ae4 | pbrook | s->pc += 2;
|
2268 | a7812ae4 | pbrook | tcg_gen_addi_i32(tmp32, tmp32, offset); |
2269 | a7812ae4 | pbrook | break;
|
2270 | a7812ae4 | pbrook | default:
|
2271 | a7812ae4 | pbrook | goto undef;
|
2272 | a7812ae4 | pbrook | } |
2273 | a7812ae4 | pbrook | src = gen_load64(s, tmp32); |
2274 | c59b97aa | pbrook | switch ((insn >> 3) & 7) { |
2275 | a7812ae4 | pbrook | case 3: |
2276 | a7812ae4 | pbrook | tcg_gen_addi_i32(tmp32, tmp32, 8);
|
2277 | a7812ae4 | pbrook | tcg_gen_mov_i32(AREG(insn, 0), tmp32);
|
2278 | a7812ae4 | pbrook | break;
|
2279 | a7812ae4 | pbrook | case 4: |
2280 | a7812ae4 | pbrook | tcg_gen_mov_i32(AREG(insn, 0), tmp32);
|
2281 | a7812ae4 | pbrook | break;
|
2282 | a7812ae4 | pbrook | } |
2283 | a7812ae4 | pbrook | tcg_temp_free_i32(tmp32); |
2284 | e6e5906b | pbrook | } else {
|
2285 | a7812ae4 | pbrook | SRC_EA(tmp32, opsize, 1, NULL); |
2286 | a7812ae4 | pbrook | src = tcg_temp_new_i64(); |
2287 | e6e5906b | pbrook | switch (opsize) {
|
2288 | e6e5906b | pbrook | case OS_LONG:
|
2289 | e6e5906b | pbrook | case OS_WORD:
|
2290 | e6e5906b | pbrook | case OS_BYTE:
|
2291 | a7812ae4 | pbrook | gen_helper_i32_to_f64(src, cpu_env, tmp32); |
2292 | e6e5906b | pbrook | break;
|
2293 | e6e5906b | pbrook | case OS_SINGLE:
|
2294 | a7812ae4 | pbrook | gen_helper_f32_to_f64(src, cpu_env, tmp32); |
2295 | e6e5906b | pbrook | break;
|
2296 | e6e5906b | pbrook | } |
2297 | e6e5906b | pbrook | } |
2298 | e6e5906b | pbrook | } else {
|
2299 | e6e5906b | pbrook | /* Source register. */
|
2300 | e6e5906b | pbrook | src = FREG(ext, 10);
|
2301 | e6e5906b | pbrook | } |
2302 | e6e5906b | pbrook | dest = FREG(ext, 7);
|
2303 | a7812ae4 | pbrook | res = tcg_temp_new_i64(); |
2304 | e6e5906b | pbrook | if (opmode != 0x3a) |
2305 | e1f3808e | pbrook | tcg_gen_mov_f64(res, dest); |
2306 | e6e5906b | pbrook | round = 1;
|
2307 | a7812ae4 | pbrook | set_dest = 1;
|
2308 | e6e5906b | pbrook | switch (opmode) {
|
2309 | e6e5906b | pbrook | case 0: case 0x40: case 0x44: /* fmove */ |
2310 | e1f3808e | pbrook | tcg_gen_mov_f64(res, src); |
2311 | e6e5906b | pbrook | break;
|
2312 | e6e5906b | pbrook | case 1: /* fint */ |
2313 | e1f3808e | pbrook | gen_helper_iround_f64(res, cpu_env, src); |
2314 | e6e5906b | pbrook | round = 0;
|
2315 | e6e5906b | pbrook | break;
|
2316 | e6e5906b | pbrook | case 3: /* fintrz */ |
2317 | e1f3808e | pbrook | gen_helper_itrunc_f64(res, cpu_env, src); |
2318 | e6e5906b | pbrook | round = 0;
|
2319 | e6e5906b | pbrook | break;
|
2320 | e6e5906b | pbrook | case 4: case 0x41: case 0x45: /* fsqrt */ |
2321 | e1f3808e | pbrook | gen_helper_sqrt_f64(res, cpu_env, src); |
2322 | e6e5906b | pbrook | break;
|
2323 | e6e5906b | pbrook | case 0x18: case 0x58: case 0x5c: /* fabs */ |
2324 | e1f3808e | pbrook | gen_helper_abs_f64(res, src); |
2325 | e6e5906b | pbrook | break;
|
2326 | e6e5906b | pbrook | case 0x1a: case 0x5a: case 0x5e: /* fneg */ |
2327 | e1f3808e | pbrook | gen_helper_chs_f64(res, src); |
2328 | e6e5906b | pbrook | break;
|
2329 | e6e5906b | pbrook | case 0x20: case 0x60: case 0x64: /* fdiv */ |
2330 | e1f3808e | pbrook | gen_helper_div_f64(res, cpu_env, res, src); |
2331 | e6e5906b | pbrook | break;
|
2332 | e6e5906b | pbrook | case 0x22: case 0x62: case 0x66: /* fadd */ |
2333 | e1f3808e | pbrook | gen_helper_add_f64(res, cpu_env, res, src); |
2334 | e6e5906b | pbrook | break;
|
2335 | e6e5906b | pbrook | case 0x23: case 0x63: case 0x67: /* fmul */ |
2336 | e1f3808e | pbrook | gen_helper_mul_f64(res, cpu_env, res, src); |
2337 | e6e5906b | pbrook | break;
|
2338 | e6e5906b | pbrook | case 0x28: case 0x68: case 0x6c: /* fsub */ |
2339 | e1f3808e | pbrook | gen_helper_sub_f64(res, cpu_env, res, src); |
2340 | e6e5906b | pbrook | break;
|
2341 | e6e5906b | pbrook | case 0x38: /* fcmp */ |
2342 | e1f3808e | pbrook | gen_helper_sub_cmp_f64(res, cpu_env, res, src); |
2343 | a7812ae4 | pbrook | set_dest = 0;
|
2344 | e6e5906b | pbrook | round = 0;
|
2345 | e6e5906b | pbrook | break;
|
2346 | e6e5906b | pbrook | case 0x3a: /* ftst */ |
2347 | e1f3808e | pbrook | tcg_gen_mov_f64(res, src); |
2348 | a7812ae4 | pbrook | set_dest = 0;
|
2349 | e6e5906b | pbrook | round = 0;
|
2350 | e6e5906b | pbrook | break;
|
2351 | e6e5906b | pbrook | default:
|
2352 | e6e5906b | pbrook | goto undef;
|
2353 | e6e5906b | pbrook | } |
2354 | a7812ae4 | pbrook | if (ext & (1 << 14)) { |
2355 | a7812ae4 | pbrook | tcg_temp_free_i64(src); |
2356 | a7812ae4 | pbrook | } |
2357 | e6e5906b | pbrook | if (round) {
|
2358 | e6e5906b | pbrook | if (opmode & 0x40) { |
2359 | e6e5906b | pbrook | if ((opmode & 0x4) != 0) |
2360 | e6e5906b | pbrook | round = 0;
|
2361 | e6e5906b | pbrook | } else if ((s->fpcr & M68K_FPCR_PREC) == 0) { |
2362 | e6e5906b | pbrook | round = 0;
|
2363 | e6e5906b | pbrook | } |
2364 | e6e5906b | pbrook | } |
2365 | e6e5906b | pbrook | if (round) {
|
2366 | a7812ae4 | pbrook | TCGv tmp = tcg_temp_new_i32(); |
2367 | e1f3808e | pbrook | gen_helper_f64_to_f32(tmp, cpu_env, res); |
2368 | e1f3808e | pbrook | gen_helper_f32_to_f64(res, cpu_env, tmp); |
2369 | a7812ae4 | pbrook | tcg_temp_free_i32(tmp); |
2370 | 5fafdf24 | ths | } |
2371 | e1f3808e | pbrook | tcg_gen_mov_f64(QREG_FP_RESULT, res); |
2372 | a7812ae4 | pbrook | if (set_dest) {
|
2373 | e1f3808e | pbrook | tcg_gen_mov_f64(dest, res); |
2374 | e6e5906b | pbrook | } |
2375 | a7812ae4 | pbrook | tcg_temp_free_i64(res); |
2376 | e6e5906b | pbrook | return;
|
2377 | e6e5906b | pbrook | undef:
|
2378 | a7812ae4 | pbrook | /* FIXME: Is this right for offset addressing modes? */
|
2379 | e6e5906b | pbrook | s->pc -= 2;
|
2380 | e6e5906b | pbrook | disas_undef_fpu(s, insn); |
2381 | e6e5906b | pbrook | } |
2382 | e6e5906b | pbrook | |
2383 | e6e5906b | pbrook | DISAS_INSN(fbcc) |
2384 | e6e5906b | pbrook | { |
2385 | e6e5906b | pbrook | uint32_t offset; |
2386 | e6e5906b | pbrook | uint32_t addr; |
2387 | e1f3808e | pbrook | TCGv flag; |
2388 | e6e5906b | pbrook | int l1;
|
2389 | e6e5906b | pbrook | |
2390 | e6e5906b | pbrook | addr = s->pc; |
2391 | 0633879f | pbrook | offset = ldsw_code(s->pc); |
2392 | e6e5906b | pbrook | s->pc += 2;
|
2393 | e6e5906b | pbrook | if (insn & (1 << 6)) { |
2394 | 0633879f | pbrook | offset = (offset << 16) | lduw_code(s->pc);
|
2395 | e6e5906b | pbrook | s->pc += 2;
|
2396 | e6e5906b | pbrook | } |
2397 | e6e5906b | pbrook | |
2398 | e6e5906b | pbrook | l1 = gen_new_label(); |
2399 | e6e5906b | pbrook | /* TODO: Raise BSUN exception. */
|
2400 | a7812ae4 | pbrook | flag = tcg_temp_new(); |
2401 | e1f3808e | pbrook | gen_helper_compare_f64(flag, cpu_env, QREG_FP_RESULT); |
2402 | e6e5906b | pbrook | /* Jump to l1 if condition is true. */
|
2403 | e6e5906b | pbrook | switch (insn & 0xf) { |
2404 | e6e5906b | pbrook | case 0: /* f */ |
2405 | e6e5906b | pbrook | break;
|
2406 | e6e5906b | pbrook | case 1: /* eq (=0) */ |
2407 | e1f3808e | pbrook | tcg_gen_brcond_i32(TCG_COND_EQ, flag, tcg_const_i32(0), l1);
|
2408 | e6e5906b | pbrook | break;
|
2409 | e6e5906b | pbrook | case 2: /* ogt (=1) */ |
2410 | e1f3808e | pbrook | tcg_gen_brcond_i32(TCG_COND_EQ, flag, tcg_const_i32(1), l1);
|
2411 | e6e5906b | pbrook | break;
|
2412 | e6e5906b | pbrook | case 3: /* oge (=0 or =1) */ |
2413 | e1f3808e | pbrook | tcg_gen_brcond_i32(TCG_COND_LEU, flag, tcg_const_i32(1), l1);
|
2414 | e6e5906b | pbrook | break;
|
2415 | e6e5906b | pbrook | case 4: /* olt (=-1) */ |
2416 | e1f3808e | pbrook | tcg_gen_brcond_i32(TCG_COND_LT, flag, tcg_const_i32(0), l1);
|
2417 | e6e5906b | pbrook | break;
|
2418 | e6e5906b | pbrook | case 5: /* ole (=-1 or =0) */ |
2419 | e1f3808e | pbrook | tcg_gen_brcond_i32(TCG_COND_LE, flag, tcg_const_i32(0), l1);
|
2420 | e6e5906b | pbrook | break;
|
2421 | e6e5906b | pbrook | case 6: /* ogl (=-1 or =1) */ |
2422 | e1f3808e | pbrook | tcg_gen_andi_i32(flag, flag, 1);
|
2423 | e1f3808e | pbrook | tcg_gen_brcond_i32(TCG_COND_NE, flag, tcg_const_i32(0), l1);
|
2424 | e6e5906b | pbrook | break;
|
2425 | e6e5906b | pbrook | case 7: /* or (=2) */ |
2426 | e1f3808e | pbrook | tcg_gen_brcond_i32(TCG_COND_EQ, flag, tcg_const_i32(2), l1);
|
2427 | e6e5906b | pbrook | break;
|
2428 | e6e5906b | pbrook | case 8: /* un (<2) */ |
2429 | e1f3808e | pbrook | tcg_gen_brcond_i32(TCG_COND_LT, flag, tcg_const_i32(2), l1);
|
2430 | e6e5906b | pbrook | break;
|
2431 | e6e5906b | pbrook | case 9: /* ueq (=0 or =2) */ |
2432 | e1f3808e | pbrook | tcg_gen_andi_i32(flag, flag, 1);
|
2433 | e1f3808e | pbrook | tcg_gen_brcond_i32(TCG_COND_EQ, flag, tcg_const_i32(0), l1);
|
2434 | e6e5906b | pbrook | break;
|
2435 | e6e5906b | pbrook | case 10: /* ugt (>0) */ |
2436 | e1f3808e | pbrook | tcg_gen_brcond_i32(TCG_COND_GT, flag, tcg_const_i32(0), l1);
|
2437 | e6e5906b | pbrook | break;
|
2438 | e6e5906b | pbrook | case 11: /* uge (>=0) */ |
2439 | e1f3808e | pbrook | tcg_gen_brcond_i32(TCG_COND_GE, flag, tcg_const_i32(0), l1);
|
2440 | e6e5906b | pbrook | break;
|
2441 | e6e5906b | pbrook | case 12: /* ult (=-1 or =2) */ |
2442 | e1f3808e | pbrook | tcg_gen_brcond_i32(TCG_COND_GEU, flag, tcg_const_i32(2), l1);
|
2443 | e6e5906b | pbrook | break;
|
2444 | e6e5906b | pbrook | case 13: /* ule (!=1) */ |
2445 | e1f3808e | pbrook | tcg_gen_brcond_i32(TCG_COND_NE, flag, tcg_const_i32(1), l1);
|
2446 | e6e5906b | pbrook | break;
|
2447 | e6e5906b | pbrook | case 14: /* ne (!=0) */ |
2448 | e1f3808e | pbrook | tcg_gen_brcond_i32(TCG_COND_NE, flag, tcg_const_i32(0), l1);
|
2449 | e6e5906b | pbrook | break;
|
2450 | e6e5906b | pbrook | case 15: /* t */ |
2451 | e1f3808e | pbrook | tcg_gen_br(l1); |
2452 | e6e5906b | pbrook | break;
|
2453 | e6e5906b | pbrook | } |
2454 | e6e5906b | pbrook | gen_jmp_tb(s, 0, s->pc);
|
2455 | e6e5906b | pbrook | gen_set_label(l1); |
2456 | e6e5906b | pbrook | gen_jmp_tb(s, 1, addr + offset);
|
2457 | e6e5906b | pbrook | } |
2458 | e6e5906b | pbrook | |
2459 | 0633879f | pbrook | DISAS_INSN(frestore) |
2460 | 0633879f | pbrook | { |
2461 | 0633879f | pbrook | /* TODO: Implement frestore. */
|
2462 | 0633879f | pbrook | qemu_assert(0, "FRESTORE not implemented"); |
2463 | 0633879f | pbrook | } |
2464 | 0633879f | pbrook | |
2465 | 0633879f | pbrook | DISAS_INSN(fsave) |
2466 | 0633879f | pbrook | { |
2467 | 0633879f | pbrook | /* TODO: Implement fsave. */
|
2468 | 0633879f | pbrook | qemu_assert(0, "FSAVE not implemented"); |
2469 | 0633879f | pbrook | } |
2470 | 0633879f | pbrook | |
2471 | e1f3808e | pbrook | static inline TCGv gen_mac_extract_word(DisasContext *s, TCGv val, int upper) |
2472 | acf930aa | pbrook | { |
2473 | a7812ae4 | pbrook | TCGv tmp = tcg_temp_new(); |
2474 | acf930aa | pbrook | if (s->env->macsr & MACSR_FI) {
|
2475 | acf930aa | pbrook | if (upper)
|
2476 | e1f3808e | pbrook | tcg_gen_andi_i32(tmp, val, 0xffff0000);
|
2477 | acf930aa | pbrook | else
|
2478 | e1f3808e | pbrook | tcg_gen_shli_i32(tmp, val, 16);
|
2479 | acf930aa | pbrook | } else if (s->env->macsr & MACSR_SU) { |
2480 | acf930aa | pbrook | if (upper)
|
2481 | e1f3808e | pbrook | tcg_gen_sari_i32(tmp, val, 16);
|
2482 | acf930aa | pbrook | else
|
2483 | e1f3808e | pbrook | tcg_gen_ext16s_i32(tmp, val); |
2484 | acf930aa | pbrook | } else {
|
2485 | acf930aa | pbrook | if (upper)
|
2486 | e1f3808e | pbrook | tcg_gen_shri_i32(tmp, val, 16);
|
2487 | acf930aa | pbrook | else
|
2488 | e1f3808e | pbrook | tcg_gen_ext16u_i32(tmp, val); |
2489 | acf930aa | pbrook | } |
2490 | acf930aa | pbrook | return tmp;
|
2491 | acf930aa | pbrook | } |
2492 | acf930aa | pbrook | |
2493 | e1f3808e | pbrook | static void gen_mac_clear_flags(void) |
2494 | e1f3808e | pbrook | { |
2495 | e1f3808e | pbrook | tcg_gen_andi_i32(QREG_MACSR, QREG_MACSR, |
2496 | e1f3808e | pbrook | ~(MACSR_V | MACSR_Z | MACSR_N | MACSR_EV)); |
2497 | e1f3808e | pbrook | } |
2498 | e1f3808e | pbrook | |
2499 | acf930aa | pbrook | DISAS_INSN(mac) |
2500 | acf930aa | pbrook | { |
2501 | e1f3808e | pbrook | TCGv rx; |
2502 | e1f3808e | pbrook | TCGv ry; |
2503 | acf930aa | pbrook | uint16_t ext; |
2504 | acf930aa | pbrook | int acc;
|
2505 | e1f3808e | pbrook | TCGv tmp; |
2506 | e1f3808e | pbrook | TCGv addr; |
2507 | e1f3808e | pbrook | TCGv loadval; |
2508 | acf930aa | pbrook | int dual;
|
2509 | e1f3808e | pbrook | TCGv saved_flags; |
2510 | e1f3808e | pbrook | |
2511 | a7812ae4 | pbrook | if (!s->done_mac) {
|
2512 | a7812ae4 | pbrook | s->mactmp = tcg_temp_new_i64(); |
2513 | a7812ae4 | pbrook | s->done_mac = 1;
|
2514 | a7812ae4 | pbrook | } |
2515 | acf930aa | pbrook | |
2516 | acf930aa | pbrook | ext = lduw_code(s->pc); |
2517 | acf930aa | pbrook | s->pc += 2;
|
2518 | acf930aa | pbrook | |
2519 | acf930aa | pbrook | acc = ((insn >> 7) & 1) | ((ext >> 3) & 2); |
2520 | acf930aa | pbrook | dual = ((insn & 0x30) != 0 && (ext & 3) != 0); |
2521 | d315c888 | pbrook | if (dual && !m68k_feature(s->env, M68K_FEATURE_CF_EMAC_B)) {
|
2522 | d315c888 | pbrook | disas_undef(s, insn); |
2523 | d315c888 | pbrook | return;
|
2524 | d315c888 | pbrook | } |
2525 | acf930aa | pbrook | if (insn & 0x30) { |
2526 | acf930aa | pbrook | /* MAC with load. */
|
2527 | acf930aa | pbrook | tmp = gen_lea(s, insn, OS_LONG); |
2528 | a7812ae4 | pbrook | addr = tcg_temp_new(); |
2529 | e1f3808e | pbrook | tcg_gen_and_i32(addr, tmp, QREG_MAC_MASK); |
2530 | acf930aa | pbrook | /* Load the value now to ensure correct exception behavior.
|
2531 | acf930aa | pbrook | Perform writeback after reading the MAC inputs. */
|
2532 | acf930aa | pbrook | loadval = gen_load(s, OS_LONG, addr, 0);
|
2533 | acf930aa | pbrook | |
2534 | acf930aa | pbrook | acc ^= 1;
|
2535 | acf930aa | pbrook | rx = (ext & 0x8000) ? AREG(ext, 12) : DREG(insn, 12); |
2536 | acf930aa | pbrook | ry = (ext & 8) ? AREG(ext, 0) : DREG(ext, 0); |
2537 | acf930aa | pbrook | } else {
|
2538 | e1f3808e | pbrook | loadval = addr = NULL_QREG; |
2539 | acf930aa | pbrook | rx = (insn & 0x40) ? AREG(insn, 9) : DREG(insn, 9); |
2540 | acf930aa | pbrook | ry = (insn & 8) ? AREG(insn, 0) : DREG(insn, 0); |
2541 | acf930aa | pbrook | } |
2542 | acf930aa | pbrook | |
2543 | e1f3808e | pbrook | gen_mac_clear_flags(); |
2544 | e1f3808e | pbrook | #if 0
|
2545 | acf930aa | pbrook | l1 = -1;
|
2546 | e1f3808e | pbrook | /* Disabled because conditional branches clobber temporary vars. */
|
2547 | acf930aa | pbrook | if ((s->env->macsr & MACSR_OMC) != 0 && !dual) {
|
2548 | acf930aa | pbrook | /* Skip the multiply if we know we will ignore it. */
|
2549 | acf930aa | pbrook | l1 = gen_new_label();
|
2550 | a7812ae4 | pbrook | tmp = tcg_temp_new();
|
2551 | e1f3808e | pbrook | tcg_gen_andi_i32(tmp, QREG_MACSR, 1 << (acc + 8));
|
2552 | acf930aa | pbrook | gen_op_jmp_nz32(tmp, l1);
|
2553 | acf930aa | pbrook | }
|
2554 | e1f3808e | pbrook | #endif
|
2555 | acf930aa | pbrook | |
2556 | acf930aa | pbrook | if ((ext & 0x0800) == 0) { |
2557 | acf930aa | pbrook | /* Word. */
|
2558 | acf930aa | pbrook | rx = gen_mac_extract_word(s, rx, (ext & 0x80) != 0); |
2559 | acf930aa | pbrook | ry = gen_mac_extract_word(s, ry, (ext & 0x40) != 0); |
2560 | acf930aa | pbrook | } |
2561 | acf930aa | pbrook | if (s->env->macsr & MACSR_FI) {
|
2562 | e1f3808e | pbrook | gen_helper_macmulf(s->mactmp, cpu_env, rx, ry); |
2563 | acf930aa | pbrook | } else {
|
2564 | acf930aa | pbrook | if (s->env->macsr & MACSR_SU)
|
2565 | e1f3808e | pbrook | gen_helper_macmuls(s->mactmp, cpu_env, rx, ry); |
2566 | acf930aa | pbrook | else
|
2567 | e1f3808e | pbrook | gen_helper_macmulu(s->mactmp, cpu_env, rx, ry); |
2568 | acf930aa | pbrook | switch ((ext >> 9) & 3) { |
2569 | acf930aa | pbrook | case 1: |
2570 | e1f3808e | pbrook | tcg_gen_shli_i64(s->mactmp, s->mactmp, 1);
|
2571 | acf930aa | pbrook | break;
|
2572 | acf930aa | pbrook | case 3: |
2573 | e1f3808e | pbrook | tcg_gen_shri_i64(s->mactmp, s->mactmp, 1);
|
2574 | acf930aa | pbrook | break;
|
2575 | acf930aa | pbrook | } |
2576 | acf930aa | pbrook | } |
2577 | acf930aa | pbrook | |
2578 | acf930aa | pbrook | if (dual) {
|
2579 | acf930aa | pbrook | /* Save the overflow flag from the multiply. */
|
2580 | a7812ae4 | pbrook | saved_flags = tcg_temp_new(); |
2581 | e1f3808e | pbrook | tcg_gen_mov_i32(saved_flags, QREG_MACSR); |
2582 | e1f3808e | pbrook | } else {
|
2583 | e1f3808e | pbrook | saved_flags = NULL_QREG; |
2584 | acf930aa | pbrook | } |
2585 | acf930aa | pbrook | |
2586 | e1f3808e | pbrook | #if 0
|
2587 | e1f3808e | pbrook | /* Disabled because conditional branches clobber temporary vars. */
|
2588 | acf930aa | pbrook | if ((s->env->macsr & MACSR_OMC) != 0 && dual) {
|
2589 | acf930aa | pbrook | /* Skip the accumulate if the value is already saturated. */
|
2590 | acf930aa | pbrook | l1 = gen_new_label();
|
2591 | a7812ae4 | pbrook | tmp = tcg_temp_new();
|
2592 | 351326a6 | Laurent Vivier | gen_op_and32(tmp, QREG_MACSR, tcg_const_i32(MACSR_PAV0 << acc));
|
2593 | acf930aa | pbrook | gen_op_jmp_nz32(tmp, l1);
|
2594 | acf930aa | pbrook | }
|
2595 | e1f3808e | pbrook | #endif
|
2596 | acf930aa | pbrook | |
2597 | acf930aa | pbrook | if (insn & 0x100) |
2598 | e1f3808e | pbrook | tcg_gen_sub_i64(MACREG(acc), MACREG(acc), s->mactmp); |
2599 | acf930aa | pbrook | else
|
2600 | e1f3808e | pbrook | tcg_gen_add_i64(MACREG(acc), MACREG(acc), s->mactmp); |
2601 | acf930aa | pbrook | |
2602 | acf930aa | pbrook | if (s->env->macsr & MACSR_FI)
|
2603 | e1f3808e | pbrook | gen_helper_macsatf(cpu_env, tcg_const_i32(acc)); |
2604 | acf930aa | pbrook | else if (s->env->macsr & MACSR_SU) |
2605 | e1f3808e | pbrook | gen_helper_macsats(cpu_env, tcg_const_i32(acc)); |
2606 | acf930aa | pbrook | else
|
2607 | e1f3808e | pbrook | gen_helper_macsatu(cpu_env, tcg_const_i32(acc)); |
2608 | acf930aa | pbrook | |
2609 | e1f3808e | pbrook | #if 0
|
2610 | e1f3808e | pbrook | /* Disabled because conditional branches clobber temporary vars. */
|
2611 | acf930aa | pbrook | if (l1 != -1)
|
2612 | acf930aa | pbrook | gen_set_label(l1);
|
2613 | e1f3808e | pbrook | #endif
|
2614 | acf930aa | pbrook | |
2615 | acf930aa | pbrook | if (dual) {
|
2616 | acf930aa | pbrook | /* Dual accumulate variant. */
|
2617 | acf930aa | pbrook | acc = (ext >> 2) & 3; |
2618 | acf930aa | pbrook | /* Restore the overflow flag from the multiplier. */
|
2619 | e1f3808e | pbrook | tcg_gen_mov_i32(QREG_MACSR, saved_flags); |
2620 | e1f3808e | pbrook | #if 0
|
2621 | e1f3808e | pbrook | /* Disabled because conditional branches clobber temporary vars. */
|
2622 | acf930aa | pbrook | if ((s->env->macsr & MACSR_OMC) != 0) {
|
2623 | acf930aa | pbrook | /* Skip the accumulate if the value is already saturated. */
|
2624 | acf930aa | pbrook | l1 = gen_new_label();
|
2625 | a7812ae4 | pbrook | tmp = tcg_temp_new();
|
2626 | 351326a6 | Laurent Vivier | gen_op_and32(tmp, QREG_MACSR, tcg_const_i32(MACSR_PAV0 << acc));
|
2627 | acf930aa | pbrook | gen_op_jmp_nz32(tmp, l1);
|
2628 | acf930aa | pbrook | }
|
2629 | e1f3808e | pbrook | #endif
|
2630 | acf930aa | pbrook | if (ext & 2) |
2631 | e1f3808e | pbrook | tcg_gen_sub_i64(MACREG(acc), MACREG(acc), s->mactmp); |
2632 | acf930aa | pbrook | else
|
2633 | e1f3808e | pbrook | tcg_gen_add_i64(MACREG(acc), MACREG(acc), s->mactmp); |
2634 | acf930aa | pbrook | if (s->env->macsr & MACSR_FI)
|
2635 | e1f3808e | pbrook | gen_helper_macsatf(cpu_env, tcg_const_i32(acc)); |
2636 | acf930aa | pbrook | else if (s->env->macsr & MACSR_SU) |
2637 | e1f3808e | pbrook | gen_helper_macsats(cpu_env, tcg_const_i32(acc)); |
2638 | acf930aa | pbrook | else
|
2639 | e1f3808e | pbrook | gen_helper_macsatu(cpu_env, tcg_const_i32(acc)); |
2640 | e1f3808e | pbrook | #if 0
|
2641 | e1f3808e | pbrook | /* Disabled because conditional branches clobber temporary vars. */
|
2642 | acf930aa | pbrook | if (l1 != -1)
|
2643 | acf930aa | pbrook | gen_set_label(l1);
|
2644 | e1f3808e | pbrook | #endif
|
2645 | acf930aa | pbrook | } |
2646 | e1f3808e | pbrook | gen_helper_mac_set_flags(cpu_env, tcg_const_i32(acc)); |
2647 | acf930aa | pbrook | |
2648 | acf930aa | pbrook | if (insn & 0x30) { |
2649 | e1f3808e | pbrook | TCGv rw; |
2650 | acf930aa | pbrook | rw = (insn & 0x40) ? AREG(insn, 9) : DREG(insn, 9); |
2651 | e1f3808e | pbrook | tcg_gen_mov_i32(rw, loadval); |
2652 | acf930aa | pbrook | /* FIXME: Should address writeback happen with the masked or
|
2653 | acf930aa | pbrook | unmasked value? */
|
2654 | acf930aa | pbrook | switch ((insn >> 3) & 7) { |
2655 | acf930aa | pbrook | case 3: /* Post-increment. */ |
2656 | e1f3808e | pbrook | tcg_gen_addi_i32(AREG(insn, 0), addr, 4); |
2657 | acf930aa | pbrook | break;
|
2658 | acf930aa | pbrook | case 4: /* Pre-decrement. */ |
2659 | e1f3808e | pbrook | tcg_gen_mov_i32(AREG(insn, 0), addr);
|
2660 | acf930aa | pbrook | } |
2661 | acf930aa | pbrook | } |
2662 | acf930aa | pbrook | } |
2663 | acf930aa | pbrook | |
2664 | acf930aa | pbrook | DISAS_INSN(from_mac) |
2665 | acf930aa | pbrook | { |
2666 | e1f3808e | pbrook | TCGv rx; |
2667 | a7812ae4 | pbrook | TCGv_i64 acc; |
2668 | e1f3808e | pbrook | int accnum;
|
2669 | acf930aa | pbrook | |
2670 | acf930aa | pbrook | rx = (insn & 8) ? AREG(insn, 0) : DREG(insn, 0); |
2671 | e1f3808e | pbrook | accnum = (insn >> 9) & 3; |
2672 | e1f3808e | pbrook | acc = MACREG(accnum); |
2673 | acf930aa | pbrook | if (s->env->macsr & MACSR_FI) {
|
2674 | a7812ae4 | pbrook | gen_helper_get_macf(rx, cpu_env, acc); |
2675 | acf930aa | pbrook | } else if ((s->env->macsr & MACSR_OMC) == 0) { |
2676 | e1f3808e | pbrook | tcg_gen_trunc_i64_i32(rx, acc); |
2677 | acf930aa | pbrook | } else if (s->env->macsr & MACSR_SU) { |
2678 | e1f3808e | pbrook | gen_helper_get_macs(rx, acc); |
2679 | acf930aa | pbrook | } else {
|
2680 | e1f3808e | pbrook | gen_helper_get_macu(rx, acc); |
2681 | e1f3808e | pbrook | } |
2682 | e1f3808e | pbrook | if (insn & 0x40) { |
2683 | e1f3808e | pbrook | tcg_gen_movi_i64(acc, 0);
|
2684 | e1f3808e | pbrook | tcg_gen_andi_i32(QREG_MACSR, QREG_MACSR, ~(MACSR_PAV0 << accnum)); |
2685 | acf930aa | pbrook | } |
2686 | acf930aa | pbrook | } |
2687 | acf930aa | pbrook | |
2688 | acf930aa | pbrook | DISAS_INSN(move_mac) |
2689 | acf930aa | pbrook | { |
2690 | e1f3808e | pbrook | /* FIXME: This can be done without a helper. */
|
2691 | acf930aa | pbrook | int src;
|
2692 | e1f3808e | pbrook | TCGv dest; |
2693 | acf930aa | pbrook | src = insn & 3;
|
2694 | e1f3808e | pbrook | dest = tcg_const_i32((insn >> 9) & 3); |
2695 | e1f3808e | pbrook | gen_helper_mac_move(cpu_env, dest, tcg_const_i32(src)); |
2696 | e1f3808e | pbrook | gen_mac_clear_flags(); |
2697 | e1f3808e | pbrook | gen_helper_mac_set_flags(cpu_env, dest); |
2698 | acf930aa | pbrook | } |
2699 | acf930aa | pbrook | |
2700 | acf930aa | pbrook | DISAS_INSN(from_macsr) |
2701 | acf930aa | pbrook | { |
2702 | e1f3808e | pbrook | TCGv reg; |
2703 | acf930aa | pbrook | |
2704 | acf930aa | pbrook | reg = (insn & 8) ? AREG(insn, 0) : DREG(insn, 0); |
2705 | e1f3808e | pbrook | tcg_gen_mov_i32(reg, QREG_MACSR); |
2706 | acf930aa | pbrook | } |
2707 | acf930aa | pbrook | |
2708 | acf930aa | pbrook | DISAS_INSN(from_mask) |
2709 | acf930aa | pbrook | { |
2710 | e1f3808e | pbrook | TCGv reg; |
2711 | acf930aa | pbrook | reg = (insn & 8) ? AREG(insn, 0) : DREG(insn, 0); |
2712 | e1f3808e | pbrook | tcg_gen_mov_i32(reg, QREG_MAC_MASK); |
2713 | acf930aa | pbrook | } |
2714 | acf930aa | pbrook | |
2715 | acf930aa | pbrook | DISAS_INSN(from_mext) |
2716 | acf930aa | pbrook | { |
2717 | e1f3808e | pbrook | TCGv reg; |
2718 | e1f3808e | pbrook | TCGv acc; |
2719 | acf930aa | pbrook | reg = (insn & 8) ? AREG(insn, 0) : DREG(insn, 0); |
2720 | e1f3808e | pbrook | acc = tcg_const_i32((insn & 0x400) ? 2 : 0); |
2721 | acf930aa | pbrook | if (s->env->macsr & MACSR_FI)
|
2722 | e1f3808e | pbrook | gen_helper_get_mac_extf(reg, cpu_env, acc); |
2723 | acf930aa | pbrook | else
|
2724 | e1f3808e | pbrook | gen_helper_get_mac_exti(reg, cpu_env, acc); |
2725 | acf930aa | pbrook | } |
2726 | acf930aa | pbrook | |
2727 | acf930aa | pbrook | DISAS_INSN(macsr_to_ccr) |
2728 | acf930aa | pbrook | { |
2729 | e1f3808e | pbrook | tcg_gen_movi_i32(QREG_CC_X, 0);
|
2730 | e1f3808e | pbrook | tcg_gen_andi_i32(QREG_CC_DEST, QREG_MACSR, 0xf);
|
2731 | acf930aa | pbrook | s->cc_op = CC_OP_FLAGS; |
2732 | acf930aa | pbrook | } |
2733 | acf930aa | pbrook | |
2734 | acf930aa | pbrook | DISAS_INSN(to_mac) |
2735 | acf930aa | pbrook | { |
2736 | a7812ae4 | pbrook | TCGv_i64 acc; |
2737 | e1f3808e | pbrook | TCGv val; |
2738 | e1f3808e | pbrook | int accnum;
|
2739 | e1f3808e | pbrook | accnum = (insn >> 9) & 3; |
2740 | e1f3808e | pbrook | acc = MACREG(accnum); |
2741 | acf930aa | pbrook | SRC_EA(val, OS_LONG, 0, NULL); |
2742 | acf930aa | pbrook | if (s->env->macsr & MACSR_FI) {
|
2743 | e1f3808e | pbrook | tcg_gen_ext_i32_i64(acc, val); |
2744 | e1f3808e | pbrook | tcg_gen_shli_i64(acc, acc, 8);
|
2745 | acf930aa | pbrook | } else if (s->env->macsr & MACSR_SU) { |
2746 | e1f3808e | pbrook | tcg_gen_ext_i32_i64(acc, val); |
2747 | acf930aa | pbrook | } else {
|
2748 | e1f3808e | pbrook | tcg_gen_extu_i32_i64(acc, val); |
2749 | acf930aa | pbrook | } |
2750 | e1f3808e | pbrook | tcg_gen_andi_i32(QREG_MACSR, QREG_MACSR, ~(MACSR_PAV0 << accnum)); |
2751 | e1f3808e | pbrook | gen_mac_clear_flags(); |
2752 | e1f3808e | pbrook | gen_helper_mac_set_flags(cpu_env, tcg_const_i32(accnum)); |
2753 | acf930aa | pbrook | } |
2754 | acf930aa | pbrook | |
2755 | acf930aa | pbrook | DISAS_INSN(to_macsr) |
2756 | acf930aa | pbrook | { |
2757 | e1f3808e | pbrook | TCGv val; |
2758 | acf930aa | pbrook | SRC_EA(val, OS_LONG, 0, NULL); |
2759 | e1f3808e | pbrook | gen_helper_set_macsr(cpu_env, val); |
2760 | acf930aa | pbrook | gen_lookup_tb(s); |
2761 | acf930aa | pbrook | } |
2762 | acf930aa | pbrook | |
2763 | acf930aa | pbrook | DISAS_INSN(to_mask) |
2764 | acf930aa | pbrook | { |
2765 | e1f3808e | pbrook | TCGv val; |
2766 | acf930aa | pbrook | SRC_EA(val, OS_LONG, 0, NULL); |
2767 | e1f3808e | pbrook | tcg_gen_ori_i32(QREG_MAC_MASK, val, 0xffff0000);
|
2768 | acf930aa | pbrook | } |
2769 | acf930aa | pbrook | |
2770 | acf930aa | pbrook | DISAS_INSN(to_mext) |
2771 | acf930aa | pbrook | { |
2772 | e1f3808e | pbrook | TCGv val; |
2773 | e1f3808e | pbrook | TCGv acc; |
2774 | acf930aa | pbrook | SRC_EA(val, OS_LONG, 0, NULL); |
2775 | e1f3808e | pbrook | acc = tcg_const_i32((insn & 0x400) ? 2 : 0); |
2776 | acf930aa | pbrook | if (s->env->macsr & MACSR_FI)
|
2777 | e1f3808e | pbrook | gen_helper_set_mac_extf(cpu_env, val, acc); |
2778 | acf930aa | pbrook | else if (s->env->macsr & MACSR_SU) |
2779 | e1f3808e | pbrook | gen_helper_set_mac_exts(cpu_env, val, acc); |
2780 | acf930aa | pbrook | else
|
2781 | e1f3808e | pbrook | gen_helper_set_mac_extu(cpu_env, val, acc); |
2782 | acf930aa | pbrook | } |
2783 | acf930aa | pbrook | |
2784 | e6e5906b | pbrook | static disas_proc opcode_table[65536]; |
2785 | e6e5906b | pbrook | |
2786 | e6e5906b | pbrook | static void |
2787 | e6e5906b | pbrook | register_opcode (disas_proc proc, uint16_t opcode, uint16_t mask) |
2788 | e6e5906b | pbrook | { |
2789 | e6e5906b | pbrook | int i;
|
2790 | e6e5906b | pbrook | int from;
|
2791 | e6e5906b | pbrook | int to;
|
2792 | e6e5906b | pbrook | |
2793 | e6e5906b | pbrook | /* Sanity check. All set bits must be included in the mask. */
|
2794 | 5fc4adf6 | pbrook | if (opcode & ~mask) {
|
2795 | 5fc4adf6 | pbrook | fprintf(stderr, |
2796 | 5fc4adf6 | pbrook | "qemu internal error: bogus opcode definition %04x/%04x\n",
|
2797 | 5fc4adf6 | pbrook | opcode, mask); |
2798 | e6e5906b | pbrook | abort(); |
2799 | 5fc4adf6 | pbrook | } |
2800 | e6e5906b | pbrook | /* This could probably be cleverer. For now just optimize the case where
|
2801 | e6e5906b | pbrook | the top bits are known. */
|
2802 | e6e5906b | pbrook | /* Find the first zero bit in the mask. */
|
2803 | e6e5906b | pbrook | i = 0x8000;
|
2804 | e6e5906b | pbrook | while ((i & mask) != 0) |
2805 | e6e5906b | pbrook | i >>= 1;
|
2806 | e6e5906b | pbrook | /* Iterate over all combinations of this and lower bits. */
|
2807 | e6e5906b | pbrook | if (i == 0) |
2808 | e6e5906b | pbrook | i = 1;
|
2809 | e6e5906b | pbrook | else
|
2810 | e6e5906b | pbrook | i <<= 1;
|
2811 | e6e5906b | pbrook | from = opcode & ~(i - 1);
|
2812 | e6e5906b | pbrook | to = from + i; |
2813 | 0633879f | pbrook | for (i = from; i < to; i++) {
|
2814 | e6e5906b | pbrook | if ((i & mask) == opcode)
|
2815 | e6e5906b | pbrook | opcode_table[i] = proc; |
2816 | 0633879f | pbrook | } |
2817 | e6e5906b | pbrook | } |
2818 | e6e5906b | pbrook | |
2819 | e6e5906b | pbrook | /* Register m68k opcode handlers. Order is important.
|
2820 | e6e5906b | pbrook | Later insn override earlier ones. */
|
2821 | 0402f767 | pbrook | void register_m68k_insns (CPUM68KState *env)
|
2822 | e6e5906b | pbrook | { |
2823 | d315c888 | pbrook | #define INSN(name, opcode, mask, feature) do { \ |
2824 | 0402f767 | pbrook | if (m68k_feature(env, M68K_FEATURE_##feature)) \ |
2825 | d315c888 | pbrook | register_opcode(disas_##name, 0x##opcode, 0x##mask); \ |
2826 | d315c888 | pbrook | } while(0) |
2827 | 0402f767 | pbrook | INSN(undef, 0000, 0000, CF_ISA_A); |
2828 | 0402f767 | pbrook | INSN(arith_im, 0080, fff8, CF_ISA_A);
|
2829 | d315c888 | pbrook | INSN(bitrev, 00c0, fff8, CF_ISA_APLUSC);
|
2830 | 0402f767 | pbrook | INSN(bitop_reg, 0100, f1c0, CF_ISA_A);
|
2831 | 0402f767 | pbrook | INSN(bitop_reg, 0140, f1c0, CF_ISA_A);
|
2832 | 0402f767 | pbrook | INSN(bitop_reg, 0180, f1c0, CF_ISA_A);
|
2833 | 0402f767 | pbrook | INSN(bitop_reg, 01c0, f1c0, CF_ISA_A);
|
2834 | 0402f767 | pbrook | INSN(arith_im, 0280, fff8, CF_ISA_A);
|
2835 | d315c888 | pbrook | INSN(byterev, 02c0, fff8, CF_ISA_APLUSC);
|
2836 | 0402f767 | pbrook | INSN(arith_im, 0480, fff8, CF_ISA_A);
|
2837 | d315c888 | pbrook | INSN(ff1, 04c0, fff8, CF_ISA_APLUSC);
|
2838 | 0402f767 | pbrook | INSN(arith_im, 0680, fff8, CF_ISA_A);
|
2839 | 0402f767 | pbrook | INSN(bitop_im, 0800, ffc0, CF_ISA_A);
|
2840 | 0402f767 | pbrook | INSN(bitop_im, 0840, ffc0, CF_ISA_A);
|
2841 | 0402f767 | pbrook | INSN(bitop_im, 0880, ffc0, CF_ISA_A);
|
2842 | 0402f767 | pbrook | INSN(bitop_im, 08c0, ffc0, CF_ISA_A);
|
2843 | 0402f767 | pbrook | INSN(arith_im, 0a80, fff8, CF_ISA_A);
|
2844 | 0402f767 | pbrook | INSN(arith_im, 0c00, ff38, CF_ISA_A);
|
2845 | 0402f767 | pbrook | INSN(move, 1000, f000, CF_ISA_A);
|
2846 | 0402f767 | pbrook | INSN(move, 2000, f000, CF_ISA_A);
|
2847 | 0402f767 | pbrook | INSN(move, 3000, f000, CF_ISA_A);
|
2848 | d315c888 | pbrook | INSN(strldsr, 40e7, ffff, CF_ISA_APLUSC); |
2849 | 0402f767 | pbrook | INSN(negx, 4080, fff8, CF_ISA_A);
|
2850 | 0402f767 | pbrook | INSN(move_from_sr, 40c0, fff8, CF_ISA_A);
|
2851 | 0402f767 | pbrook | INSN(lea, 41c0, f1c0, CF_ISA_A);
|
2852 | 0402f767 | pbrook | INSN(clr, 4200, ff00, CF_ISA_A);
|
2853 | 0402f767 | pbrook | INSN(undef, 42c0, ffc0, CF_ISA_A);
|
2854 | 0402f767 | pbrook | INSN(move_from_ccr, 42c0, fff8, CF_ISA_A);
|
2855 | 0402f767 | pbrook | INSN(neg, 4480, fff8, CF_ISA_A);
|
2856 | 0402f767 | pbrook | INSN(move_to_ccr, 44c0, ffc0, CF_ISA_A);
|
2857 | 0402f767 | pbrook | INSN(not, 4680, fff8, CF_ISA_A);
|
2858 | 0402f767 | pbrook | INSN(move_to_sr, 46c0, ffc0, CF_ISA_A);
|
2859 | 0402f767 | pbrook | INSN(pea, 4840, ffc0, CF_ISA_A);
|
2860 | 0402f767 | pbrook | INSN(swap, 4840, fff8, CF_ISA_A);
|
2861 | 0402f767 | pbrook | INSN(movem, 48c0, fbc0, CF_ISA_A);
|
2862 | 0402f767 | pbrook | INSN(ext, 4880, fff8, CF_ISA_A);
|
2863 | 0402f767 | pbrook | INSN(ext, 48c0, fff8, CF_ISA_A);
|
2864 | 0402f767 | pbrook | INSN(ext, 49c0, fff8, CF_ISA_A);
|
2865 | 0402f767 | pbrook | INSN(tst, 4a00, ff00, CF_ISA_A);
|
2866 | 0402f767 | pbrook | INSN(tas, 4ac0, ffc0, CF_ISA_B);
|
2867 | 0402f767 | pbrook | INSN(halt, 4ac8, ffff, CF_ISA_A);
|
2868 | 0402f767 | pbrook | INSN(pulse, 4acc, ffff, CF_ISA_A);
|
2869 | 0402f767 | pbrook | INSN(illegal, 4afc, ffff, CF_ISA_A);
|
2870 | 0402f767 | pbrook | INSN(mull, 4c00, ffc0, CF_ISA_A);
|
2871 | 0402f767 | pbrook | INSN(divl, 4c40, ffc0, CF_ISA_A);
|
2872 | 0402f767 | pbrook | INSN(sats, 4c80, fff8, CF_ISA_B);
|
2873 | 0402f767 | pbrook | INSN(trap, 4e40, fff0, CF_ISA_A);
|
2874 | 0402f767 | pbrook | INSN(link, 4e50, fff8, CF_ISA_A);
|
2875 | 0402f767 | pbrook | INSN(unlk, 4e58, fff8, CF_ISA_A);
|
2876 | 20dcee94 | pbrook | INSN(move_to_usp, 4e60, fff8, USP);
|
2877 | 20dcee94 | pbrook | INSN(move_from_usp, 4e68, fff8, USP);
|
2878 | 0402f767 | pbrook | INSN(nop, 4e71, ffff, CF_ISA_A);
|
2879 | 0402f767 | pbrook | INSN(stop, 4e72, ffff, CF_ISA_A);
|
2880 | 0402f767 | pbrook | INSN(rte, 4e73, ffff, CF_ISA_A);
|
2881 | 0402f767 | pbrook | INSN(rts, 4e75, ffff, CF_ISA_A);
|
2882 | 0402f767 | pbrook | INSN(movec, 4e7b, ffff, CF_ISA_A);
|
2883 | 0402f767 | pbrook | INSN(jump, 4e80, ffc0, CF_ISA_A);
|
2884 | 0402f767 | pbrook | INSN(jump, 4ec0, ffc0, CF_ISA_A);
|
2885 | 0402f767 | pbrook | INSN(addsubq, 5180, f1c0, CF_ISA_A);
|
2886 | 0402f767 | pbrook | INSN(scc, 50c0, f0f8, CF_ISA_A);
|
2887 | 0402f767 | pbrook | INSN(addsubq, 5080, f1c0, CF_ISA_A);
|
2888 | 0402f767 | pbrook | INSN(tpf, 51f8, fff8, CF_ISA_A); |
2889 | d315c888 | pbrook | |
2890 | d315c888 | pbrook | /* Branch instructions. */
|
2891 | 0402f767 | pbrook | INSN(branch, 6000, f000, CF_ISA_A);
|
2892 | d315c888 | pbrook | /* Disable long branch instructions, then add back the ones we want. */
|
2893 | d315c888 | pbrook | INSN(undef, 60ff, f0ff, CF_ISA_A); /* All long branches. */ |
2894 | d315c888 | pbrook | INSN(branch, 60ff, f0ff, CF_ISA_B); |
2895 | d315c888 | pbrook | INSN(undef, 60ff, ffff, CF_ISA_B); /* bra.l */ |
2896 | d315c888 | pbrook | INSN(branch, 60ff, ffff, BRAL); |
2897 | d315c888 | pbrook | |
2898 | 0402f767 | pbrook | INSN(moveq, 7000, f100, CF_ISA_A);
|
2899 | 0402f767 | pbrook | INSN(mvzs, 7100, f100, CF_ISA_B);
|
2900 | 0402f767 | pbrook | INSN(or, 8000, f000, CF_ISA_A);
|
2901 | 0402f767 | pbrook | INSN(divw, 80c0, f0c0, CF_ISA_A);
|
2902 | 0402f767 | pbrook | INSN(addsub, 9000, f000, CF_ISA_A);
|
2903 | 0402f767 | pbrook | INSN(subx, 9180, f1f8, CF_ISA_A);
|
2904 | 0402f767 | pbrook | INSN(suba, 91c0, f1c0, CF_ISA_A);
|
2905 | acf930aa | pbrook | |
2906 | 0402f767 | pbrook | INSN(undef_mac, a000, f000, CF_ISA_A); |
2907 | acf930aa | pbrook | INSN(mac, a000, f100, CF_EMAC); |
2908 | acf930aa | pbrook | INSN(from_mac, a180, f9b0, CF_EMAC); |
2909 | acf930aa | pbrook | INSN(move_mac, a110, f9fc, CF_EMAC); |
2910 | acf930aa | pbrook | INSN(from_macsr,a980, f9f0, CF_EMAC); |
2911 | acf930aa | pbrook | INSN(from_mask, ad80, fff0, CF_EMAC); |
2912 | acf930aa | pbrook | INSN(from_mext, ab80, fbf0, CF_EMAC); |
2913 | acf930aa | pbrook | INSN(macsr_to_ccr, a9c0, ffff, CF_EMAC); |
2914 | acf930aa | pbrook | INSN(to_mac, a100, f9c0, CF_EMAC); |
2915 | acf930aa | pbrook | INSN(to_macsr, a900, ffc0, CF_EMAC); |
2916 | acf930aa | pbrook | INSN(to_mext, ab00, fbc0, CF_EMAC); |
2917 | acf930aa | pbrook | INSN(to_mask, ad00, ffc0, CF_EMAC); |
2918 | acf930aa | pbrook | |
2919 | 0402f767 | pbrook | INSN(mov3q, a140, f1c0, CF_ISA_B); |
2920 | 0402f767 | pbrook | INSN(cmp, b000, f1c0, CF_ISA_B); /* cmp.b */
|
2921 | 0402f767 | pbrook | INSN(cmp, b040, f1c0, CF_ISA_B); /* cmp.w */
|
2922 | 0402f767 | pbrook | INSN(cmpa, b0c0, f1c0, CF_ISA_B); /* cmpa.w */
|
2923 | 0402f767 | pbrook | INSN(cmp, b080, f1c0, CF_ISA_A); |
2924 | 0402f767 | pbrook | INSN(cmpa, b1c0, f1c0, CF_ISA_A); |
2925 | 0402f767 | pbrook | INSN(eor, b180, f1c0, CF_ISA_A); |
2926 | 0402f767 | pbrook | INSN(and, c000, f000, CF_ISA_A); |
2927 | 0402f767 | pbrook | INSN(mulw, c0c0, f0c0, CF_ISA_A); |
2928 | 0402f767 | pbrook | INSN(addsub, d000, f000, CF_ISA_A); |
2929 | 0402f767 | pbrook | INSN(addx, d180, f1f8, CF_ISA_A); |
2930 | 0402f767 | pbrook | INSN(adda, d1c0, f1c0, CF_ISA_A); |
2931 | 0402f767 | pbrook | INSN(shift_im, e080, f0f0, CF_ISA_A); |
2932 | 0402f767 | pbrook | INSN(shift_reg, e0a0, f0f0, CF_ISA_A); |
2933 | 0402f767 | pbrook | INSN(undef_fpu, f000, f000, CF_ISA_A); |
2934 | e6e5906b | pbrook | INSN(fpu, f200, ffc0, CF_FPU); |
2935 | e6e5906b | pbrook | INSN(fbcc, f280, ffc0, CF_FPU); |
2936 | 0633879f | pbrook | INSN(frestore, f340, ffc0, CF_FPU); |
2937 | 0633879f | pbrook | INSN(fsave, f340, ffc0, CF_FPU); |
2938 | 0402f767 | pbrook | INSN(intouch, f340, ffc0, CF_ISA_A); |
2939 | 0402f767 | pbrook | INSN(cpushl, f428, ff38, CF_ISA_A); |
2940 | 0402f767 | pbrook | INSN(wddata, fb00, ff00, CF_ISA_A); |
2941 | 0402f767 | pbrook | INSN(wdebug, fbc0, ffc0, CF_ISA_A); |
2942 | e6e5906b | pbrook | #undef INSN
|
2943 | e6e5906b | pbrook | } |
2944 | e6e5906b | pbrook | |
2945 | e6e5906b | pbrook | /* ??? Some of this implementation is not exception safe. We should always
|
2946 | e6e5906b | pbrook | write back the result to memory before setting the condition codes. */
|
2947 | e6e5906b | pbrook | static void disas_m68k_insn(CPUState * env, DisasContext *s) |
2948 | e6e5906b | pbrook | { |
2949 | e6e5906b | pbrook | uint16_t insn; |
2950 | e6e5906b | pbrook | |
2951 | 0633879f | pbrook | insn = lduw_code(s->pc); |
2952 | e6e5906b | pbrook | s->pc += 2;
|
2953 | e6e5906b | pbrook | |
2954 | e6e5906b | pbrook | opcode_table[insn](s, insn); |
2955 | e6e5906b | pbrook | } |
2956 | e6e5906b | pbrook | |
2957 | e6e5906b | pbrook | /* generate intermediate code for basic block 'tb'. */
|
2958 | 2cfc5f17 | ths | static inline void |
2959 | 820e00f2 | ths | gen_intermediate_code_internal(CPUState *env, TranslationBlock *tb, |
2960 | 820e00f2 | ths | int search_pc)
|
2961 | e6e5906b | pbrook | { |
2962 | e6e5906b | pbrook | DisasContext dc1, *dc = &dc1; |
2963 | e6e5906b | pbrook | uint16_t *gen_opc_end; |
2964 | a1d1bb31 | aliguori | CPUBreakpoint *bp; |
2965 | e6e5906b | pbrook | int j, lj;
|
2966 | e6e5906b | pbrook | target_ulong pc_start; |
2967 | e6e5906b | pbrook | int pc_offset;
|
2968 | 2e70f6ef | pbrook | int num_insns;
|
2969 | 2e70f6ef | pbrook | int max_insns;
|
2970 | e6e5906b | pbrook | |
2971 | e6e5906b | pbrook | /* generate intermediate code */
|
2972 | e6e5906b | pbrook | pc_start = tb->pc; |
2973 | 3b46e624 | ths | |
2974 | e6e5906b | pbrook | dc->tb = tb; |
2975 | e6e5906b | pbrook | |
2976 | e6e5906b | pbrook | gen_opc_end = gen_opc_buf + OPC_MAX_SIZE; |
2977 | e6e5906b | pbrook | |
2978 | e6dbd3b3 | pbrook | dc->env = env; |
2979 | e6e5906b | pbrook | dc->is_jmp = DISAS_NEXT; |
2980 | e6e5906b | pbrook | dc->pc = pc_start; |
2981 | e6e5906b | pbrook | dc->cc_op = CC_OP_DYNAMIC; |
2982 | e6e5906b | pbrook | dc->singlestep_enabled = env->singlestep_enabled; |
2983 | e6e5906b | pbrook | dc->fpcr = env->fpcr; |
2984 | 0633879f | pbrook | dc->user = (env->sr & SR_S) == 0;
|
2985 | c9bac22c | pbrook | dc->is_mem = 0;
|
2986 | a7812ae4 | pbrook | dc->done_mac = 0;
|
2987 | e6e5906b | pbrook | lj = -1;
|
2988 | 2e70f6ef | pbrook | num_insns = 0;
|
2989 | 2e70f6ef | pbrook | max_insns = tb->cflags & CF_COUNT_MASK; |
2990 | 2e70f6ef | pbrook | if (max_insns == 0) |
2991 | 2e70f6ef | pbrook | max_insns = CF_COUNT_MASK; |
2992 | 2e70f6ef | pbrook | |
2993 | 2e70f6ef | pbrook | gen_icount_start(); |
2994 | e6e5906b | pbrook | do {
|
2995 | e6e5906b | pbrook | pc_offset = dc->pc - pc_start; |
2996 | e6e5906b | pbrook | gen_throws_exception = NULL;
|
2997 | 72cf2d4f | Blue Swirl | if (unlikely(!QTAILQ_EMPTY(&env->breakpoints))) {
|
2998 | 72cf2d4f | Blue Swirl | QTAILQ_FOREACH(bp, &env->breakpoints, entry) { |
2999 | a1d1bb31 | aliguori | if (bp->pc == dc->pc) {
|
3000 | e6e5906b | pbrook | gen_exception(dc, dc->pc, EXCP_DEBUG); |
3001 | e6e5906b | pbrook | dc->is_jmp = DISAS_JUMP; |
3002 | e6e5906b | pbrook | break;
|
3003 | e6e5906b | pbrook | } |
3004 | e6e5906b | pbrook | } |
3005 | e6e5906b | pbrook | if (dc->is_jmp)
|
3006 | e6e5906b | pbrook | break;
|
3007 | e6e5906b | pbrook | } |
3008 | e6e5906b | pbrook | if (search_pc) {
|
3009 | e6e5906b | pbrook | j = gen_opc_ptr - gen_opc_buf; |
3010 | e6e5906b | pbrook | if (lj < j) {
|
3011 | e6e5906b | pbrook | lj++; |
3012 | e6e5906b | pbrook | while (lj < j)
|
3013 | e6e5906b | pbrook | gen_opc_instr_start[lj++] = 0;
|
3014 | e6e5906b | pbrook | } |
3015 | e6e5906b | pbrook | gen_opc_pc[lj] = dc->pc; |
3016 | e6e5906b | pbrook | gen_opc_instr_start[lj] = 1;
|
3017 | 2e70f6ef | pbrook | gen_opc_icount[lj] = num_insns; |
3018 | e6e5906b | pbrook | } |
3019 | 2e70f6ef | pbrook | if (num_insns + 1 == max_insns && (tb->cflags & CF_LAST_IO)) |
3020 | 2e70f6ef | pbrook | gen_io_start(); |
3021 | 510ff0b7 | pbrook | dc->insn_pc = dc->pc; |
3022 | e6e5906b | pbrook | disas_m68k_insn(env, dc); |
3023 | 2e70f6ef | pbrook | num_insns++; |
3024 | e6e5906b | pbrook | } while (!dc->is_jmp && gen_opc_ptr < gen_opc_end &&
|
3025 | e6e5906b | pbrook | !env->singlestep_enabled && |
3026 | 1b530a6d | aurel32 | !singlestep && |
3027 | 2e70f6ef | pbrook | (pc_offset) < (TARGET_PAGE_SIZE - 32) &&
|
3028 | 2e70f6ef | pbrook | num_insns < max_insns); |
3029 | e6e5906b | pbrook | |
3030 | 2e70f6ef | pbrook | if (tb->cflags & CF_LAST_IO)
|
3031 | 2e70f6ef | pbrook | gen_io_end(); |
3032 | 551bd27f | ths | if (unlikely(env->singlestep_enabled)) {
|
3033 | e6e5906b | pbrook | /* Make sure the pc is updated, and raise a debug exception. */
|
3034 | e6e5906b | pbrook | if (!dc->is_jmp) {
|
3035 | e6e5906b | pbrook | gen_flush_cc_op(dc); |
3036 | e1f3808e | pbrook | tcg_gen_movi_i32(QREG_PC, dc->pc); |
3037 | e6e5906b | pbrook | } |
3038 | e1f3808e | pbrook | gen_helper_raise_exception(tcg_const_i32(EXCP_DEBUG)); |
3039 | e6e5906b | pbrook | } else {
|
3040 | e6e5906b | pbrook | switch(dc->is_jmp) {
|
3041 | e6e5906b | pbrook | case DISAS_NEXT:
|
3042 | e6e5906b | pbrook | gen_flush_cc_op(dc); |
3043 | e6e5906b | pbrook | gen_jmp_tb(dc, 0, dc->pc);
|
3044 | e6e5906b | pbrook | break;
|
3045 | e6e5906b | pbrook | default:
|
3046 | e6e5906b | pbrook | case DISAS_JUMP:
|
3047 | e6e5906b | pbrook | case DISAS_UPDATE:
|
3048 | e6e5906b | pbrook | gen_flush_cc_op(dc); |
3049 | e6e5906b | pbrook | /* indicate that the hash table must be used to find the next TB */
|
3050 | 57fec1fe | bellard | tcg_gen_exit_tb(0);
|
3051 | e6e5906b | pbrook | break;
|
3052 | e6e5906b | pbrook | case DISAS_TB_JUMP:
|
3053 | e6e5906b | pbrook | /* nothing more to generate */
|
3054 | e6e5906b | pbrook | break;
|
3055 | e6e5906b | pbrook | } |
3056 | e6e5906b | pbrook | } |
3057 | 2e70f6ef | pbrook | gen_icount_end(tb, num_insns); |
3058 | e6e5906b | pbrook | *gen_opc_ptr = INDEX_op_end; |
3059 | e6e5906b | pbrook | |
3060 | e6e5906b | pbrook | #ifdef DEBUG_DISAS
|
3061 | 8fec2b8c | aliguori | if (qemu_loglevel_mask(CPU_LOG_TB_IN_ASM)) {
|
3062 | 93fcfe39 | aliguori | qemu_log("----------------\n");
|
3063 | 93fcfe39 | aliguori | qemu_log("IN: %s\n", lookup_symbol(pc_start));
|
3064 | 93fcfe39 | aliguori | log_target_disas(pc_start, dc->pc - pc_start, 0);
|
3065 | 93fcfe39 | aliguori | qemu_log("\n");
|
3066 | e6e5906b | pbrook | } |
3067 | e6e5906b | pbrook | #endif
|
3068 | e6e5906b | pbrook | if (search_pc) {
|
3069 | e6e5906b | pbrook | j = gen_opc_ptr - gen_opc_buf; |
3070 | e6e5906b | pbrook | lj++; |
3071 | e6e5906b | pbrook | while (lj <= j)
|
3072 | e6e5906b | pbrook | gen_opc_instr_start[lj++] = 0;
|
3073 | e6e5906b | pbrook | } else {
|
3074 | e6e5906b | pbrook | tb->size = dc->pc - pc_start; |
3075 | 2e70f6ef | pbrook | tb->icount = num_insns; |
3076 | e6e5906b | pbrook | } |
3077 | e6e5906b | pbrook | |
3078 | e6e5906b | pbrook | //optimize_flags();
|
3079 | e6e5906b | pbrook | //expand_target_qops();
|
3080 | e6e5906b | pbrook | } |
3081 | e6e5906b | pbrook | |
3082 | 2cfc5f17 | ths | void gen_intermediate_code(CPUState *env, TranslationBlock *tb)
|
3083 | e6e5906b | pbrook | { |
3084 | 2cfc5f17 | ths | gen_intermediate_code_internal(env, tb, 0);
|
3085 | e6e5906b | pbrook | } |
3086 | e6e5906b | pbrook | |
3087 | 2cfc5f17 | ths | void gen_intermediate_code_pc(CPUState *env, TranslationBlock *tb)
|
3088 | e6e5906b | pbrook | { |
3089 | 2cfc5f17 | ths | gen_intermediate_code_internal(env, tb, 1);
|
3090 | e6e5906b | pbrook | } |
3091 | e6e5906b | pbrook | |
3092 | 9a78eead | Stefan Weil | void cpu_dump_state(CPUState *env, FILE *f, fprintf_function cpu_fprintf,
|
3093 | e6e5906b | pbrook | int flags)
|
3094 | e6e5906b | pbrook | { |
3095 | e6e5906b | pbrook | int i;
|
3096 | e6e5906b | pbrook | uint16_t sr; |
3097 | e6e5906b | pbrook | CPU_DoubleU u; |
3098 | e6e5906b | pbrook | for (i = 0; i < 8; i++) |
3099 | e6e5906b | pbrook | { |
3100 | e6e5906b | pbrook | u.d = env->fregs[i]; |
3101 | e6e5906b | pbrook | cpu_fprintf (f, "D%d = %08x A%d = %08x F%d = %08x%08x (%12g)\n",
|
3102 | e6e5906b | pbrook | i, env->dregs[i], i, env->aregs[i], |
3103 | 8fc7cc58 | pbrook | i, u.l.upper, u.l.lower, *(double *)&u.d);
|
3104 | e6e5906b | pbrook | } |
3105 | e6e5906b | pbrook | cpu_fprintf (f, "PC = %08x ", env->pc);
|
3106 | e6e5906b | pbrook | sr = env->sr; |
3107 | e6e5906b | pbrook | cpu_fprintf (f, "SR = %04x %c%c%c%c%c ", sr, (sr & 0x10) ? 'X' : '-', |
3108 | e6e5906b | pbrook | (sr & CCF_N) ? 'N' : '-', (sr & CCF_Z) ? 'Z' : '-', |
3109 | e6e5906b | pbrook | (sr & CCF_V) ? 'V' : '-', (sr & CCF_C) ? 'C' : '-'); |
3110 | 8fc7cc58 | pbrook | cpu_fprintf (f, "FPRESULT = %12g\n", *(double *)&env->fp_result); |
3111 | e6e5906b | pbrook | } |
3112 | e6e5906b | pbrook | |
3113 | e87b7cb0 | Stefan Weil | void restore_state_to_opc(CPUState *env, TranslationBlock *tb, int pc_pos) |
3114 | d2856f1a | aurel32 | { |
3115 | d2856f1a | aurel32 | env->pc = gen_opc_pc[pc_pos]; |
3116 | d2856f1a | aurel32 | } |