Revision 35cdaad6 target-ppc/translate.c
b/target-ppc/translate.c | ||
---|---|---|
161 | 161 |
int sf_mode; |
162 | 162 |
#endif |
163 | 163 |
int fpu_enabled; |
164 |
#if defined(TARGET_PPCSPE)
|
|
164 |
#if defined(TARGET_PPCEMB)
|
|
165 | 165 |
int spe_enabled; |
166 | 166 |
#endif |
167 | 167 |
ppc_spr_t *spr_cb; /* Needed to check rights for mfspr/mtspr */ |
... | ... | |
4761 | 4761 |
*/ |
4762 | 4762 |
} |
4763 | 4763 |
|
4764 |
#if defined(TARGET_PPCSPE)
|
|
4764 |
#if defined(TARGET_PPCEMB)
|
|
4765 | 4765 |
/*** SPE extension ***/ |
4766 | 4766 |
|
4767 | 4767 |
/* Register moves */ |
... | ... | |
5740 | 5740 |
ctx.sf_mode = msr_sf; |
5741 | 5741 |
#endif |
5742 | 5742 |
ctx.fpu_enabled = msr_fp; |
5743 |
#if defined(TARGET_PPCSPE)
|
|
5743 |
#if defined(TARGET_PPCEMB)
|
|
5744 | 5744 |
ctx.spe_enabled = msr_spe; |
5745 | 5745 |
#endif |
5746 | 5746 |
ctx.singlestep_enabled = env->singlestep_enabled; |
Also available in: Unified diff