Statistics
| Branch: | Revision:

root / target-ppc / cpu.h @ 363be49c

History | View | Annotate | Download (50.9 kB)

1
/*
2
 *  PowerPC emulation cpu definitions for qemu.
3
 * 
4
 *  Copyright (c) 2003-2007 Jocelyn Mayer
5
 *
6
 * This library is free software; you can redistribute it and/or
7
 * modify it under the terms of the GNU Lesser General Public
8
 * License as published by the Free Software Foundation; either
9
 * version 2 of the License, or (at your option) any later version.
10
 *
11
 * This library is distributed in the hope that it will be useful,
12
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
14
 * Lesser General Public License for more details.
15
 *
16
 * You should have received a copy of the GNU Lesser General Public
17
 * License along with this library; if not, write to the Free Software
18
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
19
 */
20
#if !defined (__CPU_PPC_H__)
21
#define __CPU_PPC_H__
22

    
23
#include "config.h"
24
#include <inttypes.h>
25

    
26
#if defined(TARGET_PPC64) || (HOST_LONG_BITS >= 64)
27
/* When using 64 bits temporary registers,
28
 * we can use 64 bits GPR with no extra cost
29
 */
30
#define TARGET_PPCSPE
31
#endif
32

    
33
#if defined (TARGET_PPC64)
34
typedef uint64_t ppc_gpr_t;
35
#define TARGET_LONG_BITS 64
36
#define TARGET_GPR_BITS  64
37
#define REGX "%016" PRIx64
38
#define ADDRX "%016" PRIx64
39
#elif defined(TARGET_PPCSPE)
40
/* GPR are 64 bits: used by vector extension */
41
typedef uint64_t ppc_gpr_t;
42
#define TARGET_LONG_BITS 32
43
#define TARGET_GPR_BITS  64
44
#define REGX "%016" PRIx64
45
#define ADDRX "%08" PRIx32
46
#else
47
typedef uint32_t ppc_gpr_t;
48
#define TARGET_LONG_BITS 32
49
#define TARGET_GPR_BITS  32
50
#define REGX "%08" PRIx32
51
#define ADDRX "%08" PRIx32
52
#endif
53

    
54
#include "cpu-defs.h"
55

    
56
#include <setjmp.h>
57

    
58
#include "softfloat.h"
59

    
60
#define TARGET_HAS_ICE 1
61

    
62
#if defined (TARGET_PPC64)
63
#define ELF_MACHINE     EM_PPC64
64
#else
65
#define ELF_MACHINE     EM_PPC
66
#endif
67

    
68
/* XXX: this should be tunable: PowerPC 601 & 64 bits PowerPC
69
 *                              have different cache line sizes
70
 */
71
#define ICACHE_LINE_SIZE 32
72
#define DCACHE_LINE_SIZE 32
73

    
74
/* XXX: put this in a common place */
75
#define likely(x)   __builtin_expect(!!(x), 1)
76
#define unlikely(x) __builtin_expect(!!(x), 0)
77

    
78
/*****************************************************************************/
79
/* PVR definitions for most known PowerPC */
80
enum {
81
    /* PowerPC 401 cores */
82
    CPU_PPC_401A1     = 0x00210000,
83
    CPU_PPC_401B2     = 0x00220000,
84
    CPU_PPC_401C2     = 0x00230000,
85
    CPU_PPC_401D2     = 0x00240000,
86
    CPU_PPC_401E2     = 0x00250000,
87
    CPU_PPC_401F2     = 0x00260000,
88
    CPU_PPC_401G2     = 0x00270000,
89
#define CPU_PPC_401 CPU_PPC_401G2
90
    CPU_PPC_IOP480    = 0x40100000, /* 401B2 ? */
91
    CPU_PPC_COBRA     = 0x10100000, /* IBM Processor for Network Resources */
92
    /* PowerPC 403 cores */
93
    CPU_PPC_403GA     = 0x00200011,
94
    CPU_PPC_403GB     = 0x00200100,
95
    CPU_PPC_403GC     = 0x00200200,
96
    CPU_PPC_403GCX    = 0x00201400,
97
#define CPU_PPC_403 CPU_PPC_403GCX
98
    /* PowerPC 405 cores */
99
    CPU_PPC_405CR     = 0x40110145,
100
#define CPU_PPC_405GP CPU_PPC_405CR
101
    CPU_PPC_405EP     = 0x51210950,
102
    CPU_PPC_405GPR    = 0x50910951,
103
    CPU_PPC_405D2     = 0x20010000,
104
    CPU_PPC_405D4     = 0x41810000,
105
#define CPU_PPC_405 CPU_PPC_405D4
106
    CPU_PPC_NPE405H   = 0x414100C0,
107
    CPU_PPC_NPE405H2  = 0x41410140,
108
    CPU_PPC_NPE405L   = 0x416100C0,
109
    /* XXX: missing 405LP, LC77700 */
110
    /* IBM STBxxx (PowerPC 401/403/405 core based microcontrollers) */
111
#if 0
112
    CPU_PPC_STB01000  = xxx,
113
#endif
114
#if 0
115
    CPU_PPC_STB01010  = xxx,
116
#endif
117
#if 0
118
    CPU_PPC_STB0210   = xxx,
119
#endif
120
    CPU_PPC_STB03     = 0x40310000,
121
#if 0
122
    CPU_PPC_STB043    = xxx,
123
#endif
124
#if 0
125
    CPU_PPC_STB045    = xxx,
126
#endif
127
    CPU_PPC_STB25     = 0x51510950,
128
#if 0
129
    CPU_PPC_STB130    = xxx,
130
#endif
131
    /* Xilinx cores */
132
    CPU_PPC_X2VP4     = 0x20010820,
133
#define CPU_PPC_X2VP7 CPU_PPC_X2VP4
134
    CPU_PPC_X2VP20    = 0x20010860,
135
#define CPU_PPC_X2VP50 CPU_PPC_X2VP20
136
    /* PowerPC 440 cores */
137
    CPU_PPC_440EP     = 0x422218D3,
138
#define CPU_PPC_440GR CPU_PPC_440EP
139
    CPU_PPC_440GP     = 0x40120481,
140
    CPU_PPC_440GX     = 0x51B21850,
141
    CPU_PPC_440GXc    = 0x51B21892,
142
    CPU_PPC_440GXf    = 0x51B21894,
143
    CPU_PPC_440SP     = 0x53221850,
144
    CPU_PPC_440SP2    = 0x53221891,
145
    CPU_PPC_440SPE    = 0x53421890,
146
    /* XXX: missing 440GRX */
147
    /* PowerPC 460 cores - TODO */
148
    /* PowerPC MPC 5xx cores */
149
    CPU_PPC_5xx       = 0x00020020,
150
    /* PowerPC MPC 8xx cores (aka PowerQUICC) */
151
    CPU_PPC_8xx       = 0x00500000,
152
    /* PowerPC MPC 8xxx cores (aka PowerQUICC-II) */
153
    CPU_PPC_82xx_HIP3 = 0x00810101,
154
    CPU_PPC_82xx_HIP4 = 0x80811014,
155
    CPU_PPC_827x      = 0x80822013,
156
    /* eCores */
157
    CPU_PPC_e200      = 0x81120000,
158
    CPU_PPC_e500v110  = 0x80200010,
159
    CPU_PPC_e500v120  = 0x80200020,
160
    CPU_PPC_e500v210  = 0x80210010,
161
    CPU_PPC_e500v220  = 0x80210020,
162
#define CPU_PPC_e500 CPU_PPC_e500v220
163
    CPU_PPC_e600      = 0x80040010,
164
    /* PowerPC 6xx cores */
165
    CPU_PPC_601       = 0x00010001,
166
    CPU_PPC_602       = 0x00050100,
167
    CPU_PPC_603       = 0x00030100,
168
    CPU_PPC_603E      = 0x00060101,
169
    CPU_PPC_603P      = 0x00070000,
170
    CPU_PPC_603E7v    = 0x00070100,
171
    CPU_PPC_603E7v2   = 0x00070201,
172
    CPU_PPC_603E7     = 0x00070200,
173
    CPU_PPC_603R      = 0x00071201,
174
    CPU_PPC_G2        = 0x00810011,
175
    CPU_PPC_G2H4      = 0x80811010,
176
    CPU_PPC_G2gp      = 0x80821010,
177
    CPU_PPC_G2ls      = 0x90810010,
178
    CPU_PPC_G2LE      = 0x80820010,
179
    CPU_PPC_G2LEgp    = 0x80822010,
180
    CPU_PPC_G2LEls    = 0xA0822010,
181
    CPU_PPC_604       = 0x00040000,
182
    CPU_PPC_604E      = 0x00090100, /* Also 2110 & 2120 */
183
    CPU_PPC_604R      = 0x000a0101,
184
    /* PowerPC 74x/75x cores (aka G3) */
185
    CPU_PPC_74x       = 0x00080000,
186
    CPU_PPC_740E      = 0x00080100,
187
    CPU_PPC_750E      = 0x00080200,
188
    CPU_PPC_755_10    = 0x00083100,
189
    CPU_PPC_755_11    = 0x00083101,
190
    CPU_PPC_755_20    = 0x00083200,
191
    CPU_PPC_755D      = 0x00083202,
192
    CPU_PPC_755E      = 0x00083203,
193
#define CPU_PPC_755 CPU_PPC_755E
194
    CPU_PPC_74xP      = 0x10080000,
195
    CPU_PPC_750CXE21  = 0x00082201,
196
    CPU_PPC_750CXE22  = 0x00082212,
197
    CPU_PPC_750CXE23  = 0x00082203,
198
    CPU_PPC_750CXE24  = 0x00082214,
199
    CPU_PPC_750CXE24b = 0x00083214,
200
    CPU_PPC_750CXE31  = 0x00083211,
201
    CPU_PPC_750CXE31b = 0x00083311,
202
#define CPU_PPC_750CXE CPU_PPC_750CXE31b
203
    CPU_PPC_750CXR    = 0x00083410,
204
    CPU_PPC_750FX10   = 0x70000100,
205
    CPU_PPC_750FX20   = 0x70000200,
206
    CPU_PPC_750FX21   = 0x70000201,
207
    CPU_PPC_750FX22   = 0x70000202,
208
    CPU_PPC_750FX23   = 0x70000203,
209
#define CPU_PPC_750FX CPU_PPC_750FX23
210
    CPU_PPC_750FL     = 0x700A0203,
211
    CPU_PPC_750GX10   = 0x70020100,
212
    CPU_PPC_750GX11   = 0x70020101,
213
    CPU_PPC_750GX12   = 0x70020102,
214
#define CPU_PPC_750GX CPU_PPC_750GX12
215
    CPU_PPC_750GL     = 0x70020102,
216
    CPU_PPC_750L30    = 0x00088300,
217
    CPU_PPC_750L32    = 0x00088302,
218
    CPU_PPC_750CL     = 0x00087200,
219
    /* PowerPC 74xx cores (aka G4) */
220
    CPU_PPC_7400      = 0x000C0100,
221
    CPU_PPC_7410C     = 0x800C1102,
222
    CPU_PPC_7410D     = 0x800C1103,
223
    CPU_PPC_7410E     = 0x800C1104,
224
    CPU_PPC_7441      = 0x80000210,
225
    CPU_PPC_7445      = 0x80010100,
226
    CPU_PPC_7447      = 0x80020100,
227
    CPU_PPC_7447A     = 0x80030101,
228
    CPU_PPC_7448      = 0x80040100,
229
    CPU_PPC_7450      = 0x80000200,
230
    CPU_PPC_7450b     = 0x80000201,
231
    CPU_PPC_7451      = 0x80000203,
232
    CPU_PPC_7451G     = 0x80000210,
233
    CPU_PPC_7455      = 0x80010201,
234
    CPU_PPC_7455F     = 0x80010303,
235
    CPU_PPC_7455G     = 0x80010304,
236
    CPU_PPC_7457      = 0x80020101,
237
    CPU_PPC_7457C     = 0x80020102,
238
    CPU_PPC_7457A     = 0x80030000,
239
    /* 64 bits PowerPC */
240
    CPU_PPC_620       = 0x00140000,
241
    CPU_PPC_630       = 0x00400000,
242
    CPU_PPC_631       = 0x00410000,
243
    CPU_PPC_POWER4    = 0x00350000,
244
    CPU_PPC_POWER4P   = 0x00380000,
245
    CPU_PPC_POWER5    = 0x003A0000,
246
    CPU_PPC_POWER5P   = 0x003B0000,
247
    CPU_PPC_970       = 0x00390000,
248
    CPU_PPC_970FX10   = 0x00391100,
249
    CPU_PPC_970FX20   = 0x003C0200,
250
    CPU_PPC_970FX21   = 0x003C0201,
251
    CPU_PPC_970FX30   = 0x003C0300,
252
    CPU_PPC_970FX31   = 0x003C0301,
253
#define CPU_PPC_970FX CPU_PPC_970FX31
254
    CPU_PPC_970MP10   = 0x00440100,
255
    CPU_PPC_970MP11   = 0x00440101,
256
#define CPU_PPC_970MP CPU_PPC_970MP11
257
    CPU_PPC_CELL10    = 0x00700100,
258
    CPU_PPC_CELL20    = 0x00700400,
259
    CPU_PPC_CELL30    = 0x00700500,
260
    CPU_PPC_CELL31    = 0x00700501,
261
#define CPU_PPC_CELL32 CPU_PPC_CELL31
262
#define CPU_PPC_CELL CPU_PPC_CELL32
263
    CPU_PPC_RS64      = 0x00330000,
264
    CPU_PPC_RS64II    = 0x00340000,
265
    CPU_PPC_RS64III   = 0x00360000,
266
    CPU_PPC_RS64IV    = 0x00370000,
267
    /* Original POWER */
268
    /* XXX: should be POWER (RIOS), RSC3308, RSC4608,
269
     * POWER2 (RIOS2) & RSC2 (P2SC) here
270
     */
271
#if 0
272
    CPU_POWER         = xxx,
273
#endif
274
#if 0
275
    CPU_POWER2        = xxx,
276
#endif
277
};
278

    
279
/* System version register (used on MPC 8xxx) */
280
enum {
281
    PPC_SVR_8540      = 0x80300000,
282
    PPC_SVR_8541E     = 0x807A0010,
283
    PPC_SVR_8543v10   = 0x80320010,
284
    PPC_SVR_8543v11   = 0x80320011,
285
    PPC_SVR_8543v20   = 0x80320020,
286
    PPC_SVR_8543Ev10  = 0x803A0010,
287
    PPC_SVR_8543Ev11  = 0x803A0011,
288
    PPC_SVR_8543Ev20  = 0x803A0020,
289
    PPC_SVR_8545      = 0x80310220,
290
    PPC_SVR_8545E     = 0x80390220,
291
    PPC_SVR_8547E     = 0x80390120,
292
    PPC_SCR_8548v10   = 0x80310010,
293
    PPC_SCR_8548v11   = 0x80310011,
294
    PPC_SCR_8548v20   = 0x80310020,
295
    PPC_SVR_8548Ev10  = 0x80390010,
296
    PPC_SVR_8548Ev11  = 0x80390011,
297
    PPC_SVR_8548Ev20  = 0x80390020,
298
    PPC_SVR_8555E     = 0x80790010,
299
    PPC_SVR_8560v10   = 0x80700010,
300
    PPC_SVR_8560v20   = 0x80700020,
301
};
302

    
303
/*****************************************************************************/
304
/* Instruction types */
305
enum {
306
    PPC_NONE        = 0x00000000,
307
    /* integer operations instructions             */
308
    /* flow control instructions                   */
309
    /* virtual memory instructions                 */
310
    /* ld/st with reservation instructions         */
311
    /* cache control instructions                  */
312
    /* spr/msr access instructions                 */
313
    PPC_INSNS_BASE  = 0x0000000000000001ULL,
314
#define PPC_INTEGER PPC_INSNS_BASE
315
#define PPC_FLOW    PPC_INSNS_BASE
316
#define PPC_MEM     PPC_INSNS_BASE
317
#define PPC_RES     PPC_INSNS_BASE
318
#define PPC_CACHE   PPC_INSNS_BASE
319
#define PPC_MISC    PPC_INSNS_BASE
320
    /* floating point operations instructions      */
321
    PPC_FLOAT       = 0x0000000000000002ULL,
322
    /* more floating point operations instructions */
323
    PPC_FLOAT_EXT   = 0x0000000000000004ULL,
324
    /* external control instructions               */
325
    PPC_EXTERN      = 0x0000000000000008ULL,
326
    /* segment register access instructions        */
327
    PPC_SEGMENT     = 0x0000000000000010ULL,
328
    /* Optional cache control instructions         */
329
    PPC_CACHE_OPT   = 0x0000000000000020ULL,
330
    /* Optional floating point op instructions     */
331
    PPC_FLOAT_OPT   = 0x0000000000000040ULL,
332
    /* Optional memory control instructions        */
333
    PPC_MEM_TLBIA   = 0x0000000000000080ULL,
334
    PPC_MEM_TLBIE   = 0x0000000000000100ULL,
335
    PPC_MEM_TLBSYNC = 0x0000000000000200ULL,
336
    /* eieio & sync                                */
337
    PPC_MEM_SYNC    = 0x0000000000000400ULL,
338
    /* PowerPC 6xx TLB management instructions     */
339
    PPC_6xx_TLB     = 0x0000000000000800ULL,
340
    /* Altivec support                             */
341
    PPC_ALTIVEC     = 0x0000000000001000ULL,
342
    /* Time base support                           */
343
    PPC_TB          = 0x0000000000002000ULL,
344
    /* Embedded PowerPC dedicated instructions     */
345
    PPC_EMB_COMMON  = 0x0000000000004000ULL,
346
    /* PowerPC 40x exception model                 */
347
    PPC_40x_EXCP    = 0x0000000000008000ULL,
348
    /* PowerPC 40x specific instructions           */
349
    PPC_40x_SPEC    = 0x0000000000010000ULL,
350
    /* PowerPC 405 Mac instructions                */
351
    PPC_405_MAC     = 0x0000000000020000ULL,
352
    /* PowerPC 440 specific instructions           */
353
    PPC_440_SPEC    = 0x0000000000040000ULL,
354
    /* Specific extensions */
355
    /* Power-to-PowerPC bridge (601)               */
356
    PPC_POWER_BR    = 0x0000000000080000ULL,
357
    /* PowerPC 602 specific */
358
    PPC_602_SPEC    = 0x0000000000100000ULL,
359
    /* Deprecated instructions                     */
360
    /* Original POWER instruction set              */
361
    PPC_POWER       = 0x0000000000200000ULL,
362
    /* POWER2 instruction set extension            */
363
    PPC_POWER2      = 0x0000000000400000ULL,
364
    /* Power RTC support */
365
    PPC_POWER_RTC   = 0x0000000000800000ULL,
366
    /* 64 bits PowerPC instructions                */
367
    /* 64 bits PowerPC instruction set             */
368
    PPC_64B         = 0x0000000001000000ULL,
369
    /* 64 bits hypervisor extensions               */
370
    PPC_64H         = 0x0000000002000000ULL,
371
    /* 64 bits PowerPC "bridge" features           */
372
    PPC_64_BRIDGE   = 0x0000000004000000ULL,
373
    /* BookE (embedded) PowerPC specification      */
374
    PPC_BOOKE       = 0x0000000008000000ULL,
375
    /* eieio */
376
    PPC_MEM_EIEIO   = 0x0000000010000000ULL,
377
    /* e500 vector instructions */
378
    PPC_E500_VECTOR = 0x0000000020000000ULL,
379
    /* PowerPC 4xx dedicated instructions     */
380
    PPC_4xx_COMMON  = 0x0000000040000000ULL,
381
    /* PowerPC 2.03 specification extensions */
382
    PPC_203         = 0x0000000080000000ULL,
383
    /* PowerPC 2.03 SPE extension */
384
    PPC_SPE         = 0x0000000100000000ULL,
385
    /* PowerPC 2.03 SPE floating-point extension */
386
    PPC_SPEFPU      = 0x0000000200000000ULL,
387
    /* SLB management */
388
    PPC_SLBI        = 0x0000000400000000ULL,
389
};
390

    
391
/* CPU run-time flags (MMU and exception model) */
392
enum {
393
    /* MMU model */
394
    PPC_FLAGS_MMU_MASK     = 0x0000000F,
395
    /* Standard 32 bits PowerPC MMU */
396
    PPC_FLAGS_MMU_32B      = 0x00000000,
397
    /* Standard 64 bits PowerPC MMU */
398
    PPC_FLAGS_MMU_64B      = 0x00000001,
399
    /* PowerPC 601 MMU */
400
    PPC_FLAGS_MMU_601      = 0x00000002,
401
    /* PowerPC 6xx MMU with software TLB */
402
    PPC_FLAGS_MMU_SOFT_6xx = 0x00000003,
403
    /* PowerPC 4xx MMU with software TLB */
404
    PPC_FLAGS_MMU_SOFT_4xx = 0x00000004,
405
    /* PowerPC 403 MMU */
406
    PPC_FLAGS_MMU_403      = 0x00000005,
407
    /* Freescale e500 MMU model */
408
    PPC_FLAGS_MMU_e500     = 0x00000006,
409
    /* BookE MMU model */
410
    PPC_FLAGS_MMU_BOOKE    = 0x00000007,
411
    /* Exception model */
412
    PPC_FLAGS_EXCP_MASK    = 0x000000F0,
413
    /* Standard PowerPC exception model */
414
    PPC_FLAGS_EXCP_STD     = 0x00000000,
415
    /* PowerPC 40x exception model */
416
    PPC_FLAGS_EXCP_40x     = 0x00000010,
417
    /* PowerPC 601 exception model */
418
    PPC_FLAGS_EXCP_601     = 0x00000020,
419
    /* PowerPC 602 exception model */
420
    PPC_FLAGS_EXCP_602     = 0x00000030,
421
    /* PowerPC 603 exception model */
422
    PPC_FLAGS_EXCP_603     = 0x00000040,
423
    /* PowerPC 604 exception model */
424
    PPC_FLAGS_EXCP_604     = 0x00000050,
425
    /* PowerPC 7x0 exception model */
426
    PPC_FLAGS_EXCP_7x0     = 0x00000060,
427
    /* PowerPC 7x5 exception model */
428
    PPC_FLAGS_EXCP_7x5     = 0x00000070,
429
    /* PowerPC 74xx exception model */
430
    PPC_FLAGS_EXCP_74xx    = 0x00000080,
431
    /* PowerPC 970 exception model */
432
    PPC_FLAGS_EXCP_970     = 0x00000090,
433
    /* BookE exception model */
434
    PPC_FLAGS_EXCP_BOOKE   = 0x000000A0,
435
};
436

    
437
#define PPC_MMU(env) (env->flags & PPC_FLAGS_MMU_MASK)
438
#define PPC_EXCP(env) (env->flags & PPC_FLAGS_EXCP_MASK)
439

    
440
/*****************************************************************************/
441
/* Supported instruction set definitions */
442
/* This generates an empty opcode table... */
443
#define PPC_INSNS_TODO (PPC_NONE)
444
#define PPC_FLAGS_TODO (0x00000000)
445

    
446
/* PowerPC 40x instruction set */
447
#define PPC_INSNS_EMB (PPC_INSNS_BASE | PPC_MEM_TLBSYNC | PPC_EMB_COMMON)
448
/* PowerPC 401 */
449
#define PPC_INSNS_401 (PPC_INSNS_TODO)
450
#define PPC_FLAGS_401 (PPC_FLAGS_TODO)
451
/* PowerPC 403 */
452
#define PPC_INSNS_403 (PPC_INSNS_EMB | PPC_MEM_SYNC | PPC_MEM_EIEIO |         \
453
                       PPC_MEM_TLBIA | PPC_4xx_COMMON | PPC_40x_EXCP |        \
454
                       PPC_40x_SPEC)
455
#define PPC_FLAGS_403 (PPC_FLAGS_MMU_403 | PPC_FLAGS_EXCP_40x)
456
/* PowerPC 405 */
457
#define PPC_INSNS_405 (PPC_INSNS_EMB | PPC_MEM_SYNC | PPC_MEM_EIEIO |         \
458
                       PPC_CACHE_OPT | PPC_MEM_TLBIA | PPC_TB |               \
459
                       PPC_4xx_COMMON | PPC_40x_SPEC |  PPC_40x_EXCP |        \
460
                       PPC_405_MAC)
461
#define PPC_FLAGS_405 (PPC_FLAGS_MMU_SOFT_4xx | PPC_FLAGS_EXCP_40x)
462
/* PowerPC 440 */
463
#define PPC_INSNS_440 (PPC_INSNS_EMB | PPC_CACHE_OPT | PPC_BOOKE |            \
464
                       PPC_4xx_COMMON | PPC_405_MAC | PPC_440_SPEC)
465
#define PPC_FLAGS_440 (PPC_FLAGS_MMU_BOOKE | PPC_FLAGS_EXCP_BOOKE)
466
/* Generic BookE PowerPC */
467
#define PPC_INSNS_BOOKE (PPC_INSNS_EMB | PPC_BOOKE | PPC_MEM_EIEIO |          \
468
                         PPC_FLOAT | PPC_FLOAT_OPT | PPC_CACHE_OPT)
469
#define PPC_FLAGS_BOOKE (PPC_FLAGS_MMU_BOOKE | PPC_FLAGS_EXCP_BOOKE)
470
/* e500 core */
471
#define PPC_INSNS_E500 (PPC_INSNS_EMB | PPC_BOOKE | PPC_MEM_EIEIO |           \
472
                        PPC_CACHE_OPT | PPC_E500_VECTOR)
473
#define PPC_FLAGS_E500 (PPC_FLAGS_MMU_SOFT_4xx | PPC_FLAGS_EXCP_40x)
474
/* Non-embedded PowerPC */
475
#define PPC_INSNS_COMMON  (PPC_INSNS_BASE | PPC_FLOAT | PPC_MEM_SYNC |        \
476
                            PPC_MEM_EIEIO | PPC_SEGMENT | PPC_MEM_TLBIE)
477
/* PowerPC 601 */
478
#define PPC_INSNS_601 (PPC_INSNS_COMMON | PPC_EXTERN | PPC_POWER_BR)
479
#define PPC_FLAGS_601 (PPC_FLAGS_MMU_601 | PPC_FLAGS_EXCP_601)
480
/* PowerPC 602 */
481
#define PPC_INSNS_602 (PPC_INSNS_COMMON | PPC_FLOAT_EXT | PPC_6xx_TLB |       \
482
                       PPC_MEM_TLBSYNC | PPC_TB | PPC_602_SPEC)
483
#define PPC_FLAGS_602 (PPC_FLAGS_MMU_SOFT_6xx | PPC_FLAGS_EXCP_602)
484
/* PowerPC 603 */
485
#define PPC_INSNS_603 (PPC_INSNS_COMMON | PPC_FLOAT_EXT | PPC_6xx_TLB |       \
486
                       PPC_MEM_TLBSYNC | PPC_EXTERN | PPC_TB)
487
#define PPC_FLAGS_603 (PPC_FLAGS_MMU_SOFT_6xx | PPC_FLAGS_EXCP_603)
488
/* PowerPC G2 */
489
#define PPC_INSNS_G2 (PPC_INSNS_COMMON | PPC_FLOAT_EXT | PPC_6xx_TLB |        \
490
                      PPC_MEM_TLBSYNC | PPC_EXTERN | PPC_TB)
491
#define PPC_FLAGS_G2 (PPC_FLAGS_MMU_SOFT_6xx | PPC_FLAGS_EXCP_603)
492
/* PowerPC 604 */
493
#define PPC_INSNS_604 (PPC_INSNS_COMMON | PPC_FLOAT_EXT | PPC_EXTERN |        \
494
                       PPC_MEM_TLBSYNC | PPC_TB)
495
#define PPC_FLAGS_604 (PPC_FLAGS_MMU_32B | PPC_FLAGS_EXCP_604)
496
/* PowerPC 740/750 (aka G3) */
497
#define PPC_INSNS_7x0 (PPC_INSNS_COMMON | PPC_FLOAT_EXT | PPC_EXTERN |        \
498
                       PPC_MEM_TLBSYNC | PPC_TB)
499
#define PPC_FLAGS_7x0 (PPC_FLAGS_MMU_32B | PPC_FLAGS_EXCP_7x0)
500
/* PowerPC 745/755 */
501
#define PPC_INSNS_7x5 (PPC_INSNS_COMMON | PPC_FLOAT_EXT | PPC_EXTERN |        \
502
                       PPC_MEM_TLBSYNC | PPC_TB | PPC_6xx_TLB)
503
#define PPC_FLAGS_7x5 (PPC_FLAGS_MMU_SOFT_6xx | PPC_FLAGS_EXCP_7x5)
504
/* PowerPC 74xx (aka G4) */
505
#define PPC_INSNS_74xx (PPC_INSNS_COMMON | PPC_FLOAT_EXT | PPC_ALTIVEC |      \
506
                        PPC_MEM_TLBSYNC | PPC_TB)
507
#define PPC_FLAGS_74xx (PPC_FLAGS_MMU_32B | PPC_FLAGS_EXCP_74xx)
508
/* PowerPC 970 (aka G5) */
509
#define PPC_INSNS_970  (PPC_INSNS_COMMON | PPC_FLOAT_EXT | PPC_FLOAT_OPT |    \
510
                        PPC_ALTIVEC | PPC_MEM_TLBSYNC | PPC_TB |              \
511
                        PPC_64B | PPC_64_BRIDGE | PPC_SLBI)
512
#define PPC_FLAGS_970  (PPC_FLAGS_MMU_64B | PPC_FLAGS_EXCP_970)
513

    
514
/* Default PowerPC will be 604/970 */
515
#define PPC_INSNS_PPC32 PPC_INSNS_604
516
#define PPC_FLAGS_PPC32 PPC_FLAGS_604
517
#define PPC_INSNS_PPC64 PPC_INSNS_970
518
#define PPC_FLAGS_PPC64 PPC_FLAGS_970
519
#define PPC_INSNS_DEFAULT PPC_INSNS_604
520
#define PPC_FLAGS_DEFAULT PPC_FLAGS_604
521
typedef struct ppc_def_t ppc_def_t;
522

    
523
/*****************************************************************************/
524
/* Types used to describe some PowerPC registers */
525
typedef struct CPUPPCState CPUPPCState;
526
typedef struct opc_handler_t opc_handler_t;
527
typedef struct ppc_tb_t ppc_tb_t;
528
typedef struct ppc_spr_t ppc_spr_t;
529
typedef struct ppc_dcr_t ppc_dcr_t;
530
typedef struct ppc_avr_t ppc_avr_t;
531
typedef struct ppc_tlb_t ppc_tlb_t;
532

    
533
/* SPR access micro-ops generations callbacks */
534
struct ppc_spr_t {
535
    void (*uea_read)(void *opaque, int spr_num);
536
    void (*uea_write)(void *opaque, int spr_num);
537
#if !defined(CONFIG_USER_ONLY)
538
    void (*oea_read)(void *opaque, int spr_num);
539
    void (*oea_write)(void *opaque, int spr_num);
540
#endif
541
    const unsigned char *name;
542
};
543

    
544
/* Altivec registers (128 bits) */
545
struct ppc_avr_t {
546
    uint32_t u[4];
547
};
548

    
549
/* Software TLB cache */
550
struct ppc_tlb_t {
551
    target_ulong pte0;
552
    target_ulong pte1;
553
    target_ulong EPN;
554
    target_ulong PID;
555
    int size;
556
};
557

    
558
/*****************************************************************************/
559
/* Machine state register bits definition                                    */
560
#define MSR_SF   63 /* Sixty-four-bit mode                            hflags */
561
#define MSR_ISF  61 /* Sixty-four-bit interrupt mode on 630                  */
562
#define MSR_HV   60 /* hypervisor state                               hflags */
563
#define MSR_CM   31 /* Computation mode for BookE                     hflags */
564
#define MSR_ICM  30 /* Interrupt computation mode for BookE                  */
565
#define MSR_UCLE 26 /* User-mode cache lock enable for BookE                 */
566
#define MSR_VR   25 /* altivec available                              hflags */
567
#define MSR_SPE  25 /* SPE enable for BookE                           hflags */
568
#define MSR_AP   23 /* Access privilege state on 602                  hflags */
569
#define MSR_SA   22 /* Supervisor access mode on 602                  hflags */
570
#define MSR_KEY  19 /* key bit on 603e                                       */
571
#define MSR_POW  18 /* Power management                                      */
572
#define MSR_WE   18 /* Wait state enable on embedded PowerPC                 */
573
#define MSR_TGPR 17 /* TGPR usage on 602/603                                 */
574
#define MSR_TLB  17 /* TLB update on ?                                       */
575
#define MSR_CE   17 /* Critical interrupt enable on embedded PowerPC         */
576
#define MSR_ILE  16 /* Interrupt little-endian mode                          */
577
#define MSR_EE   15 /* External interrupt enable                             */
578
#define MSR_PR   14 /* Problem state                                  hflags */
579
#define MSR_FP   13 /* Floating point available                       hflags */
580
#define MSR_ME   12 /* Machine check interrupt enable                        */
581
#define MSR_FE0  11 /* Floating point exception mode 0                hflags */
582
#define MSR_SE   10 /* Single-step trace enable                       hflags */
583
#define MSR_DWE  10 /* Debug wait enable on 405                              */
584
#define MSR_UBLE 10 /* User BTB lock enable on e500                          */
585
#define MSR_BE   9  /* Branch trace enable                            hflags */
586
#define MSR_DE   9  /* Debug interrupts enable on embedded PowerPC           */
587
#define MSR_FE1  8  /* Floating point exception mode 1                hflags */
588
#define MSR_AL   7  /* AL bit on POWER                                       */
589
#define MSR_IP   6  /* Interrupt prefix                                      */
590
#define MSR_IR   5  /* Instruction relocate                                  */
591
#define MSR_IS   5  /* Instruction address space on embedded PowerPC         */
592
#define MSR_DR   4  /* Data relocate                                         */
593
#define MSR_DS   4  /* Data address space on embedded PowerPC                */
594
#define MSR_PE   3  /* Protection enable on 403                              */
595
#define MSR_EP   3  /* Exception prefix on 601                               */
596
#define MSR_PX   2  /* Protection exclusive on 403                           */
597
#define MSR_PMM  2  /* Performance monitor mark on POWER                     */
598
#define MSR_RI   1  /* Recoverable interrupt                                 */
599
#define MSR_LE   0  /* Little-endian mode                             hflags */
600
#define msr_sf   env->msr[MSR_SF]
601
#define msr_isf  env->msr[MSR_ISF]
602
#define msr_hv   env->msr[MSR_HV]
603
#define msr_cm   env->msr[MSR_CM]
604
#define msr_icm  env->msr[MSR_ICM]
605
#define msr_ucle env->msr[MSR_UCLE]
606
#define msr_vr   env->msr[MSR_VR]
607
#define msr_spe  env->msr[MSR_SPE]
608
#define msr_ap   env->msr[MSR_AP]
609
#define msr_sa   env->msr[MSR_SA]
610
#define msr_key  env->msr[MSR_KEY]
611
#define msr_pow  env->msr[MSR_POW]
612
#define msr_we   env->msr[MSR_WE]
613
#define msr_tgpr env->msr[MSR_TGPR]
614
#define msr_tlb  env->msr[MSR_TLB]
615
#define msr_ce   env->msr[MSR_CE]
616
#define msr_ile  env->msr[MSR_ILE]
617
#define msr_ee   env->msr[MSR_EE]
618
#define msr_pr   env->msr[MSR_PR]
619
#define msr_fp   env->msr[MSR_FP]
620
#define msr_me   env->msr[MSR_ME]
621
#define msr_fe0  env->msr[MSR_FE0]
622
#define msr_se   env->msr[MSR_SE]
623
#define msr_dwe  env->msr[MSR_DWE]
624
#define msr_uble env->msr[MSR_UBLE]
625
#define msr_be   env->msr[MSR_BE]
626
#define msr_de   env->msr[MSR_DE]
627
#define msr_fe1  env->msr[MSR_FE1]
628
#define msr_al   env->msr[MSR_AL]
629
#define msr_ip   env->msr[MSR_IP]
630
#define msr_ir   env->msr[MSR_IR]
631
#define msr_is   env->msr[MSR_IS]
632
#define msr_dr   env->msr[MSR_DR]
633
#define msr_ds   env->msr[MSR_DS]
634
#define msr_pe   env->msr[MSR_PE]
635
#define msr_ep   env->msr[MSR_EP]
636
#define msr_px   env->msr[MSR_PX]
637
#define msr_pmm  env->msr[MSR_PMM]
638
#define msr_ri   env->msr[MSR_RI]
639
#define msr_le   env->msr[MSR_LE]
640

    
641
/*****************************************************************************/
642
/* The whole PowerPC CPU context */
643
struct CPUPPCState {
644
    /* First are the most commonly used resources
645
     * during translated code execution
646
     */
647
#if TARGET_GPR_BITS > HOST_LONG_BITS
648
    /* temporary fixed-point registers
649
     * used to emulate 64 bits target on 32 bits hosts
650
     */ 
651
    target_ulong t0, t1, t2;
652
#endif
653
    ppc_avr_t t0_avr, t1_avr, t2_avr;
654

    
655
    /* general purpose registers */
656
    ppc_gpr_t gpr[32];
657
    /* LR */
658
    target_ulong lr;
659
    /* CTR */
660
    target_ulong ctr;
661
    /* condition register */
662
    uint8_t crf[8];
663
    /* XER */
664
    /* XXX: We use only 5 fields, but we want to keep the structure aligned */
665
    uint8_t xer[8];
666
    /* Reservation address */
667
    target_ulong reserve;
668

    
669
    /* Those ones are used in supervisor mode only */
670
    /* machine state register */
671
    uint8_t msr[64];
672
    /* temporary general purpose registers */
673
    ppc_gpr_t tgpr[4]; /* Used to speed-up TLB assist handlers */
674

    
675
    /* Floating point execution context */
676
    /* temporary float registers */
677
    float64 ft0;
678
    float64 ft1;
679
    float64 ft2;
680
    float_status fp_status;
681
    /* floating point registers */
682
    float64 fpr[32];
683
    /* floating point status and control register */
684
    uint8_t fpscr[8];
685

    
686
    CPU_COMMON
687

    
688
    int halted; /* TRUE if the CPU is in suspend state */
689

    
690
    int access_type; /* when a memory exception occurs, the access
691
                        type is stored here */
692

    
693
    /* MMU context */
694
    /* Address space register */
695
    target_ulong asr;
696
    /* segment registers */
697
    target_ulong sdr1;
698
    target_ulong sr[16];
699
    /* BATs */
700
    int nb_BATs;
701
    target_ulong DBAT[2][8];
702
    target_ulong IBAT[2][8];
703

    
704
    /* Other registers */
705
    /* Special purpose registers */
706
    target_ulong spr[1024];
707
    /* Altivec registers */
708
    ppc_avr_t avr[32];
709
    uint32_t vscr;
710
    /* SPE registers */
711
    ppc_gpr_t spe_acc;
712
    float_status spe_status;
713
    uint32_t spe_fscr;
714

    
715
    /* Internal devices resources */
716
    /* Time base and decrementer */
717
    ppc_tb_t *tb_env;
718
    /* Device control registers */
719
    int (*dcr_read)(ppc_dcr_t *dcr_env, int dcr_num, target_ulong *val);
720
    int (*dcr_write)(ppc_dcr_t *dcr_env, int dcr_num, target_ulong val);
721
    ppc_dcr_t *dcr_env;
722

    
723
    /* PowerPC TLB registers (for 4xx and 60x software driven TLBs) */
724
    int nb_tlb;      /* Total number of TLB                                  */
725
    int tlb_per_way; /* Speed-up helper: used to avoid divisions at run time */
726
    int nb_ways;     /* Number of ways in the TLB set                        */
727
    int last_way;    /* Last used way used to allocate TLB in a LRU way      */
728
    int id_tlbs;     /* If 1, MMU has separated TLBs for instructions & data */
729
    int nb_pids;     /* Number of available PID registers                    */
730
    ppc_tlb_t *tlb;  /* TLB is optional. Allocate them only if needed        */
731
    /* Callbacks for specific checks on some implementations */
732
    int (*tlb_check_more)(CPUPPCState *env, struct ppc_tlb_t *tlb, int *prot,
733
                          target_ulong vaddr, int rw, int acc_type,
734
                          int is_user);
735
    /* 403 dedicated access protection registers */
736
    target_ulong pb[4];
737

    
738
    /* Those resources are used during exception processing */
739
    /* CPU model definition */
740
    uint64_t msr_mask;
741
    uint32_t flags;
742

    
743
    int exception_index;
744
    int error_code;
745
    int interrupt_request;
746
    uint32_t pending_interrupts;
747

    
748
    /* Those resources are used only during code translation */
749
    /* Next instruction pointer */
750
    target_ulong nip;
751
    /* SPR translation callbacks */
752
    ppc_spr_t spr_cb[1024];
753
    /* opcode handlers */
754
    opc_handler_t *opcodes[0x40];
755

    
756
    /* Those resources are used only in Qemu core */
757
    jmp_buf jmp_env;
758
    int user_mode_only; /* user mode only simulation */
759
    uint32_t hflags;
760

    
761
    /* Power management */
762
    int power_mode;
763

    
764
    /* temporary hack to handle OSI calls (only used if non NULL) */
765
    int (*osi_call)(struct CPUPPCState *env);
766
};
767

    
768
/* Context used internally during MMU translations */
769
typedef struct mmu_ctx_t mmu_ctx_t;
770
struct mmu_ctx_t {
771
    target_phys_addr_t raddr;      /* Real address              */
772
    int prot;                      /* Protection bits           */
773
    target_phys_addr_t pg_addr[2]; /* PTE tables base addresses */
774
    target_ulong ptem;             /* Virtual segment ID | API  */
775
    int key;                       /* Access key                */
776
};
777

    
778
/*****************************************************************************/
779
CPUPPCState *cpu_ppc_init(void);
780
int cpu_ppc_exec(CPUPPCState *s);
781
void cpu_ppc_close(CPUPPCState *s);
782
/* you can call this signal handler from your SIGBUS and SIGSEGV
783
   signal handlers to inform the virtual CPU of exceptions. non zero
784
   is returned if the signal was handled by the virtual CPU.  */
785
int cpu_ppc_signal_handler(int host_signum, void *pinfo, 
786
                           void *puc);
787

    
788
void do_interrupt (CPUPPCState *env);
789
void cpu_loop_exit(void);
790

    
791
void dump_stack (CPUPPCState *env);
792

    
793
#if !defined(CONFIG_USER_ONLY)
794
target_ulong do_load_ibatu (CPUPPCState *env, int nr);
795
target_ulong do_load_ibatl (CPUPPCState *env, int nr);
796
void do_store_ibatu (CPUPPCState *env, int nr, target_ulong value);
797
void do_store_ibatl (CPUPPCState *env, int nr, target_ulong value);
798
target_ulong do_load_dbatu (CPUPPCState *env, int nr);
799
target_ulong do_load_dbatl (CPUPPCState *env, int nr);
800
void do_store_dbatu (CPUPPCState *env, int nr, target_ulong value);
801
void do_store_dbatl (CPUPPCState *env, int nr, target_ulong value);
802
target_ulong do_load_sdr1 (CPUPPCState *env);
803
void do_store_sdr1 (CPUPPCState *env, target_ulong value);
804
#if defined(TARGET_PPC64)
805
target_ulong ppc_load_asr (CPUPPCState *env);
806
void ppc_store_asr (CPUPPCState *env, target_ulong value);
807
#endif
808
target_ulong do_load_sr (CPUPPCState *env, int srnum);
809
void do_store_sr (CPUPPCState *env, int srnum, target_ulong value);
810
#endif
811
uint32_t ppc_load_xer (CPUPPCState *env);
812
void ppc_store_xer (CPUPPCState *env, uint32_t value);
813
target_ulong do_load_msr (CPUPPCState *env);
814
void do_store_msr (CPUPPCState *env, target_ulong value);
815
void ppc_store_msr_32 (CPUPPCState *env, uint32_t value);
816

    
817
void do_compute_hflags (CPUPPCState *env);
818

    
819
int ppc_find_by_name (const unsigned char *name, ppc_def_t **def);
820
int ppc_find_by_pvr (uint32_t apvr, ppc_def_t **def);
821
void ppc_cpu_list (FILE *f, int (*cpu_fprintf)(FILE *f, const char *fmt, ...));
822
int cpu_ppc_register (CPUPPCState *env, ppc_def_t *def);
823

    
824
/* Time-base and decrementer management */
825
#ifndef NO_CPU_IO_DEFS
826
uint32_t cpu_ppc_load_tbl (CPUPPCState *env);
827
uint32_t cpu_ppc_load_tbu (CPUPPCState *env);
828
void cpu_ppc_store_tbu (CPUPPCState *env, uint32_t value);
829
void cpu_ppc_store_tbl (CPUPPCState *env, uint32_t value);
830
uint32_t cpu_ppc_load_decr (CPUPPCState *env);
831
void cpu_ppc_store_decr (CPUPPCState *env, uint32_t value);
832
uint32_t cpu_ppc601_load_rtcl (CPUPPCState *env);
833
uint32_t cpu_ppc601_load_rtcu (CPUPPCState *env);
834
#if !defined(CONFIG_USER_ONLY)
835
void cpu_ppc601_store_rtcl (CPUPPCState *env, uint32_t value);
836
void cpu_ppc601_store_rtcu (CPUPPCState *env, uint32_t value);
837
target_ulong load_40x_pit (CPUPPCState *env);
838
void store_40x_pit (CPUPPCState *env, target_ulong val);
839
void store_booke_tcr (CPUPPCState *env, target_ulong val);
840
void store_booke_tsr (CPUPPCState *env, target_ulong val);
841
#endif
842
#endif
843

    
844
#define TARGET_PAGE_BITS 12
845
#include "cpu-all.h"
846

    
847
/*****************************************************************************/
848
/* Registers definitions */
849
#define ugpr(n) (env->gpr[n])
850

    
851
#define XER_SO 31
852
#define XER_OV 30
853
#define XER_CA 29
854
#define XER_CMP 8
855
#define XER_BC 0
856
#define xer_so  env->xer[4]
857
#define xer_ov  env->xer[6]
858
#define xer_ca  env->xer[2]
859
#define xer_cmp env->xer[1]
860
#define xer_bc env->xer[0]
861

    
862
/* SPR definitions */
863
#define SPR_MQ           (0x000)
864
#define SPR_XER          (0x001)
865
#define SPR_601_VRTCU    (0x004)
866
#define SPR_601_VRTCL    (0x005)
867
#define SPR_601_UDECR    (0x006)
868
#define SPR_LR           (0x008)
869
#define SPR_CTR          (0x009)
870
#define SPR_DSISR        (0x012)
871
#define SPR_DAR          (0x013)
872
#define SPR_601_RTCU     (0x014)
873
#define SPR_601_RTCL     (0x015)
874
#define SPR_DECR         (0x016)
875
#define SPR_SDR1         (0x019)
876
#define SPR_SRR0         (0x01A)
877
#define SPR_SRR1         (0x01B)
878
#define SPR_BOOKE_PID    (0x030)
879
#define SPR_BOOKE_DECAR  (0x036)
880
#define SPR_BOOKE_CSRR0  (0x03A)
881
#define SPR_BOOKE_CSRR1  (0x03B)
882
#define SPR_BOOKE_DEAR   (0x03D)
883
#define SPR_BOOKE_ESR    (0x03E)
884
#define SPR_BOOKE_IVPR   (0x03F)
885
#define SPR_8xx_EIE      (0x050)
886
#define SPR_8xx_EID      (0x051)
887
#define SPR_8xx_NRE      (0x052)
888
#define SPR_58x_CMPA     (0x090)
889
#define SPR_58x_CMPB     (0x091)
890
#define SPR_58x_CMPC     (0x092)
891
#define SPR_58x_CMPD     (0x093)
892
#define SPR_58x_ICR      (0x094)
893
#define SPR_58x_DER      (0x094)
894
#define SPR_58x_COUNTA   (0x096)
895
#define SPR_58x_COUNTB   (0x097)
896
#define SPR_58x_CMPE     (0x098)
897
#define SPR_58x_CMPF     (0x099)
898
#define SPR_58x_CMPG     (0x09A)
899
#define SPR_58x_CMPH     (0x09B)
900
#define SPR_58x_LCTRL1   (0x09C)
901
#define SPR_58x_LCTRL2   (0x09D)
902
#define SPR_58x_ICTRL    (0x09E)
903
#define SPR_58x_BAR      (0x09F)
904
#define SPR_VRSAVE       (0x100)
905
#define SPR_USPRG0       (0x100)
906
#define SPR_USPRG1       (0x101)
907
#define SPR_USPRG2       (0x102)
908
#define SPR_USPRG3       (0x103)
909
#define SPR_USPRG4       (0x104)
910
#define SPR_USPRG5       (0x105)
911
#define SPR_USPRG6       (0x106)
912
#define SPR_USPRG7       (0x107)
913
#define SPR_VTBL         (0x10C)
914
#define SPR_VTBU         (0x10D)
915
#define SPR_SPRG0        (0x110)
916
#define SPR_SPRG1        (0x111)
917
#define SPR_SPRG2        (0x112)
918
#define SPR_SPRG3        (0x113)
919
#define SPR_SPRG4        (0x114)
920
#define SPR_SCOMC        (0x114)
921
#define SPR_SPRG5        (0x115)
922
#define SPR_SCOMD        (0x115)
923
#define SPR_SPRG6        (0x116)
924
#define SPR_SPRG7        (0x117)
925
#define SPR_ASR          (0x118)
926
#define SPR_EAR          (0x11A)
927
#define SPR_TBL          (0x11C)
928
#define SPR_TBU          (0x11D)
929
#define SPR_SVR          (0x11E)
930
#define SPR_BOOKE_PIR    (0x11E)
931
#define SPR_PVR          (0x11F)
932
#define SPR_HSPRG0       (0x130)
933
#define SPR_BOOKE_DBSR   (0x130)
934
#define SPR_HSPRG1       (0x131)
935
#define SPR_BOOKE_DBCR0  (0x134)
936
#define SPR_IBCR         (0x135)
937
#define SPR_BOOKE_DBCR1  (0x135)
938
#define SPR_DBCR         (0x136)
939
#define SPR_HDEC         (0x136)
940
#define SPR_BOOKE_DBCR2  (0x136)
941
#define SPR_HIOR         (0x137)
942
#define SPR_MBAR         (0x137)
943
#define SPR_RMOR         (0x138)
944
#define SPR_BOOKE_IAC1   (0x138)
945
#define SPR_HRMOR        (0x139)
946
#define SPR_BOOKE_IAC2   (0x139)
947
#define SPR_HSSR0        (0x13A)
948
#define SPR_BOOKE_IAC3   (0x13A)
949
#define SPR_HSSR1        (0x13B)
950
#define SPR_BOOKE_IAC4   (0x13B)
951
#define SPR_LPCR         (0x13C)
952
#define SPR_BOOKE_DAC1   (0x13C)
953
#define SPR_LPIDR        (0x13D)
954
#define SPR_DABR2        (0x13D)
955
#define SPR_BOOKE_DAC2   (0x13D)
956
#define SPR_BOOKE_DVC1   (0x13E)
957
#define SPR_BOOKE_DVC2   (0x13F)
958
#define SPR_BOOKE_TSR    (0x150)
959
#define SPR_BOOKE_TCR    (0x154)
960
#define SPR_BOOKE_IVOR0  (0x190)
961
#define SPR_BOOKE_IVOR1  (0x191)
962
#define SPR_BOOKE_IVOR2  (0x192)
963
#define SPR_BOOKE_IVOR3  (0x193)
964
#define SPR_BOOKE_IVOR4  (0x194)
965
#define SPR_BOOKE_IVOR5  (0x195)
966
#define SPR_BOOKE_IVOR6  (0x196)
967
#define SPR_BOOKE_IVOR7  (0x197)
968
#define SPR_BOOKE_IVOR8  (0x198)
969
#define SPR_BOOKE_IVOR9  (0x199)
970
#define SPR_BOOKE_IVOR10 (0x19A)
971
#define SPR_BOOKE_IVOR11 (0x19B)
972
#define SPR_BOOKE_IVOR12 (0x19C)
973
#define SPR_BOOKE_IVOR13 (0x19D)
974
#define SPR_BOOKE_IVOR14 (0x19E)
975
#define SPR_BOOKE_IVOR15 (0x19F)
976
#define SPR_E500_SPEFSCR (0x200)
977
#define SPR_E500_BBEAR   (0x201)
978
#define SPR_E500_BBTAR   (0x202)
979
#define SPR_BOOKE_ATBL   (0x20E)
980
#define SPR_BOOKE_ATBU   (0x20F)
981
#define SPR_IBAT0U       (0x210)
982
#define SPR_BOOKE_IVOR32 (0x210)
983
#define SPR_IBAT0L       (0x211)
984
#define SPR_BOOKE_IVOR33 (0x211)
985
#define SPR_IBAT1U       (0x212)
986
#define SPR_BOOKE_IVOR34 (0x212)
987
#define SPR_IBAT1L       (0x213)
988
#define SPR_BOOKE_IVOR35 (0x213)
989
#define SPR_IBAT2U       (0x214)
990
#define SPR_BOOKE_IVOR36 (0x214)
991
#define SPR_IBAT2L       (0x215)
992
#define SPR_E500_L1CFG0  (0x215)
993
#define SPR_BOOKE_IVOR37 (0x215)
994
#define SPR_IBAT3U       (0x216)
995
#define SPR_E500_L1CFG1  (0x216)
996
#define SPR_IBAT3L       (0x217)
997
#define SPR_DBAT0U       (0x218)
998
#define SPR_DBAT0L       (0x219)
999
#define SPR_DBAT1U       (0x21A)
1000
#define SPR_DBAT1L       (0x21B)
1001
#define SPR_DBAT2U       (0x21C)
1002
#define SPR_DBAT2L       (0x21D)
1003
#define SPR_DBAT3U       (0x21E)
1004
#define SPR_DBAT3L       (0x21F)
1005
#define SPR_IBAT4U       (0x230)
1006
#define SPR_IBAT4L       (0x231)
1007
#define SPR_IBAT5U       (0x232)
1008
#define SPR_IBAT5L       (0x233)
1009
#define SPR_IBAT6U       (0x234)
1010
#define SPR_IBAT6L       (0x235)
1011
#define SPR_IBAT7U       (0x236)
1012
#define SPR_IBAT7L       (0x237)
1013
#define SPR_DBAT4U       (0x238)
1014
#define SPR_DBAT4L       (0x239)
1015
#define SPR_DBAT5U       (0x23A)
1016
#define SPR_BOOKE_MCSRR0 (0x23A)
1017
#define SPR_DBAT5L       (0x23B)
1018
#define SPR_BOOKE_MCSRR1 (0x23B)
1019
#define SPR_DBAT6U       (0x23C)
1020
#define SPR_BOOKE_MCSR   (0x23C)
1021
#define SPR_DBAT6L       (0x23D)
1022
#define SPR_E500_MCAR    (0x23D)
1023
#define SPR_DBAT7U       (0x23E)
1024
#define SPR_BOOKE_DSRR0  (0x23E)
1025
#define SPR_DBAT7L       (0x23F)
1026
#define SPR_BOOKE_DSRR1  (0x23F)
1027
#define SPR_BOOKE_SPRG8  (0x25C)
1028
#define SPR_BOOKE_SPRG9  (0x25D)
1029
#define SPR_BOOKE_MAS0   (0x270)
1030
#define SPR_BOOKE_MAS1   (0x271)
1031
#define SPR_BOOKE_MAS2   (0x272)
1032
#define SPR_BOOKE_MAS3   (0x273)
1033
#define SPR_BOOKE_MAS4   (0x274)
1034
#define SPR_BOOKE_MAS6   (0x276)
1035
#define SPR_BOOKE_PID1   (0x279)
1036
#define SPR_BOOKE_PID2   (0x27A)
1037
#define SPR_BOOKE_TLB0CFG (0x2B0)
1038
#define SPR_BOOKE_TLB1CFG (0x2B1)
1039
#define SPR_BOOKE_TLB2CFG (0x2B2)
1040
#define SPR_BOOKE_TLB3CFG (0x2B3)
1041
#define SPR_BOOKE_EPR    (0x2BE)
1042
#define SPR_440_INV0     (0x370)
1043
#define SPR_440_INV1     (0x371)
1044
#define SPR_440_INV2     (0x372)
1045
#define SPR_440_INV3     (0x373)
1046
#define SPR_440_IVT0     (0x374)
1047
#define SPR_440_IVT1     (0x375)
1048
#define SPR_440_IVT2     (0x376)
1049
#define SPR_440_IVT3     (0x377)
1050
#define SPR_440_DNV0     (0x390)
1051
#define SPR_440_DNV1     (0x391)
1052
#define SPR_440_DNV2     (0x392)
1053
#define SPR_440_DNV3     (0x393)
1054
#define SPR_440_DVT0     (0x394)
1055
#define SPR_440_DVT1     (0x395)
1056
#define SPR_440_DVT2     (0x396)
1057
#define SPR_440_DVT3     (0x397)
1058
#define SPR_440_DVLIM    (0x398)
1059
#define SPR_440_IVLIM    (0x399)
1060
#define SPR_440_RSTCFG   (0x39B)
1061
#define SPR_BOOKE_DCBTRL (0x39C)
1062
#define SPR_BOOKE_DCBTRH (0x39D)
1063
#define SPR_BOOKE_ICBTRL (0x39E)
1064
#define SPR_BOOKE_ICBTRH (0x39F)
1065
#define SPR_UMMCR0       (0x3A8)
1066
#define SPR_UPMC1        (0x3A9)
1067
#define SPR_UPMC2        (0x3AA)
1068
#define SPR_USIA         (0x3AB)
1069
#define SPR_UMMCR1       (0x3AC)
1070
#define SPR_UPMC3        (0x3AD)
1071
#define SPR_UPMC4        (0x3AE)
1072
#define SPR_USDA         (0x3AF)
1073
#define SPR_40x_ZPR      (0x3B0)
1074
#define SPR_BOOKE_MAS7   (0x3B0)
1075
#define SPR_40x_PID      (0x3B1)
1076
#define SPR_440_MMUCR    (0x3B2)
1077
#define SPR_4xx_CCR0     (0x3B3)
1078
#define SPR_BOOKE_EPLC   (0x3B3)
1079
#define SPR_405_IAC3     (0x3B4)
1080
#define SPR_BOOKE_EPSC   (0x3B4)
1081
#define SPR_405_IAC4     (0x3B5)
1082
#define SPR_405_DVC1     (0x3B6)
1083
#define SPR_405_DVC2     (0x3B7)
1084
#define SPR_MMCR0        (0x3B8)
1085
#define SPR_PMC1         (0x3B9)
1086
#define SPR_40x_SGR      (0x3B9)
1087
#define SPR_PMC2         (0x3BA)
1088
#define SPR_40x_DCWR     (0x3BA)
1089
#define SPR_SIA          (0x3BB)
1090
#define SPR_405_SLER     (0x3BB)
1091
#define SPR_MMCR1        (0x3BC)
1092
#define SPR_405_SU0R     (0x3BC)
1093
#define SPR_PMC3         (0x3BD)
1094
#define SPR_405_DBCR1    (0x3BD)
1095
#define SPR_PMC4         (0x3BE)
1096
#define SPR_SDA          (0x3BF)
1097
#define SPR_403_VTBL     (0x3CC)
1098
#define SPR_403_VTBU     (0x3CD)
1099
#define SPR_DMISS        (0x3D0)
1100
#define SPR_DCMP         (0x3D1)
1101
#define SPR_HASH1        (0x3D2)
1102
#define SPR_HASH2        (0x3D3)
1103
#define SPR_BOOKE_ICBDR  (0x3D3)
1104
#define SPR_IMISS        (0x3D4)
1105
#define SPR_40x_ESR      (0x3D4)
1106
#define SPR_ICMP         (0x3D5)
1107
#define SPR_40x_DEAR     (0x3D5)
1108
#define SPR_RPA          (0x3D6)
1109
#define SPR_40x_EVPR     (0x3D6)
1110
#define SPR_403_CDBCR    (0x3D7)
1111
#define SPR_TCR          (0x3D8)
1112
#define SPR_40x_TSR      (0x3D8)
1113
#define SPR_IBR          (0x3DA)
1114
#define SPR_40x_TCR      (0x3DA)
1115
#define SPR_ESASR        (0x3DB)
1116
#define SPR_40x_PIT      (0x3DB)
1117
#define SPR_403_TBL      (0x3DC)
1118
#define SPR_403_TBU      (0x3DD)
1119
#define SPR_SEBR         (0x3DE)
1120
#define SPR_40x_SRR2     (0x3DE)
1121
#define SPR_SER          (0x3DF)
1122
#define SPR_40x_SRR3     (0x3DF)
1123
#define SPR_HID0         (0x3F0)
1124
#define SPR_40x_DBSR     (0x3F0)
1125
#define SPR_HID1         (0x3F1)
1126
#define SPR_IABR         (0x3F2)
1127
#define SPR_40x_DBCR0    (0x3F2)
1128
#define SPR_601_HID2     (0x3F2)
1129
#define SPR_E500_L1CSR0  (0x3F2)
1130
#define SPR_HID2         (0x3F3)
1131
#define SPR_E500_L1CSR1  (0x3F3)
1132
#define SPR_440_DBDR     (0x3F3)
1133
#define SPR_40x_IAC1     (0x3F4)
1134
#define SPR_BOOKE_MMUCSR0 (0x3F4)
1135
#define SPR_DABR         (0x3F5)
1136
#define DABR_MASK (~(target_ulong)0x7)
1137
#define SPR_E500_BUCSR   (0x3F5)
1138
#define SPR_40x_IAC2     (0x3F5)
1139
#define SPR_601_HID5     (0x3F5)
1140
#define SPR_40x_DAC1     (0x3F6)
1141
#define SPR_40x_DAC2     (0x3F7)
1142
#define SPR_BOOKE_MMUCFG (0x3F7)
1143
#define SPR_L2PM         (0x3F8)
1144
#define SPR_750_HID2     (0x3F8)
1145
#define SPR_L2CR         (0x3F9)
1146
#define SPR_IABR2        (0x3FA)
1147
#define SPR_40x_DCCR     (0x3FA)
1148
#define SPR_ICTC         (0x3FB)
1149
#define SPR_40x_ICCR     (0x3FB)
1150
#define SPR_THRM1        (0x3FC)
1151
#define SPR_403_PBL1     (0x3FC)
1152
#define SPR_SP           (0x3FD)
1153
#define SPR_THRM2        (0x3FD)
1154
#define SPR_403_PBU1     (0x3FD)
1155
#define SPR_LT           (0x3FE)
1156
#define SPR_THRM3        (0x3FE)
1157
#define SPR_FPECR        (0x3FE)
1158
#define SPR_403_PBL2     (0x3FE)
1159
#define SPR_PIR          (0x3FF)
1160
#define SPR_403_PBU2     (0x3FF)
1161
#define SPR_601_HID15    (0x3FF)
1162
#define SPR_E500_SVR     (0x3FF)
1163

    
1164
/*****************************************************************************/
1165
/* Memory access type :
1166
 * may be needed for precise access rights control and precise exceptions.
1167
 */
1168
enum {
1169
    /* 1 bit to define user level / supervisor access */
1170
    ACCESS_USER  = 0x00,
1171
    ACCESS_SUPER = 0x01,
1172
    /* Type of instruction that generated the access */
1173
    ACCESS_CODE  = 0x10, /* Code fetch access                */
1174
    ACCESS_INT   = 0x20, /* Integer load/store access        */
1175
    ACCESS_FLOAT = 0x30, /* floating point load/store access */
1176
    ACCESS_RES   = 0x40, /* load/store with reservation      */
1177
    ACCESS_EXT   = 0x50, /* external access                  */
1178
    ACCESS_CACHE = 0x60, /* Cache manipulation               */
1179
};
1180

    
1181
/*****************************************************************************/
1182
/* Exceptions */
1183
#define EXCP_NONE          -1
1184
/* PowerPC hardware exceptions : exception vectors defined in PowerPC book 3 */
1185
#define EXCP_RESET         0x0100 /* System reset                            */
1186
#define EXCP_MACHINE_CHECK 0x0200 /* Machine check exception                 */
1187
#define EXCP_DSI           0x0300 /* Data storage exception                  */
1188
#define EXCP_DSEG          0x0380 /* Data segment exception                  */
1189
#define EXCP_ISI           0x0400 /* Instruction storage exception           */
1190
#define EXCP_ISEG          0x0480 /* Instruction segment exception           */
1191
#define EXCP_EXTERNAL      0x0500 /* External interruption                   */
1192
#define EXCP_ALIGN         0x0600 /* Alignment exception                     */
1193
#define EXCP_PROGRAM       0x0700 /* Program exception                       */
1194
#define EXCP_NO_FP         0x0800 /* Floating point unavailable exception    */
1195
#define EXCP_DECR          0x0900 /* Decrementer exception                   */
1196
#define EXCP_HDECR         0x0980 /* Hypervisor decrementer exception        */
1197
#define EXCP_SYSCALL       0x0C00 /* System call                             */
1198
#define EXCP_TRACE         0x0D00 /* Trace exception                         */
1199
#define EXCP_PERF          0x0F00 /* Performance monitor exception           */
1200
/* Exceptions defined in PowerPC 32 bits programming environment manual      */
1201
#define EXCP_FP_ASSIST     0x0E00 /* Floating-point assist                   */
1202
/* Implementation specific exceptions                                        */
1203
/* 40x exceptions                                                            */
1204
#define EXCP_40x_PIT       0x1000 /* Programmable interval timer interrupt   */
1205
#define EXCP_40x_FIT       0x1010 /* Fixed interval timer interrupt          */
1206
#define EXCP_40x_WATCHDOG  0x1020 /* Watchdog timer exception                */
1207
#define EXCP_40x_DTLBMISS  0x1100 /* Data TLB miss exception                 */
1208
#define EXCP_40x_ITLBMISS  0x1200 /* Instruction TLB miss exception          */
1209
#define EXCP_40x_DEBUG     0x2000 /* Debug exception                         */
1210
/* 405 specific exceptions                                                   */
1211
#define EXCP_405_APU       0x0F20 /* APU unavailable exception               */
1212
/* TLB assist exceptions (602/603)                                           */
1213
#define EXCP_I_TLBMISS     0x1000 /* Instruction TLB miss                    */
1214
#define EXCP_DL_TLBMISS    0x1100 /* Data load TLB miss                      */
1215
#define EXCP_DS_TLBMISS    0x1200 /* Data store TLB miss                     */
1216
/* Breakpoint exceptions (602/603/604/620/740/745/750/755...)                */
1217
#define EXCP_IABR          0x1300 /* Instruction address breakpoint          */
1218
#define EXCP_SMI           0x1400 /* System management interrupt             */
1219
/* Altivec related exceptions                                                */
1220
#define EXCP_VPU           0x0F20 /* VPU unavailable exception               */
1221
/* 601 specific exceptions                                                   */
1222
#define EXCP_601_IO        0x0600 /* IO error exception                      */
1223
#define EXCP_601_RUNM      0x2000 /* Run mode exception                      */
1224
/* 602 specific exceptions                                                   */
1225
#define EXCP_602_WATCHDOG  0x1500 /* Watchdog exception                      */
1226
#define EXCP_602_EMUL      0x1600 /* Emulation trap exception                */
1227
/* G2 specific exceptions                                                    */
1228
#define EXCP_G2_CRIT       0x0A00 /* Critical interrupt                      */
1229
/* MPC740/745/750 & IBM 750 specific exceptions                              */
1230
#define EXCP_THRM          0x1700 /* Thermal management interrupt            */
1231
/* 74xx specific exceptions                                                  */
1232
#define EXCP_74xx_VPUA     0x1600 /* VPU assist exception                    */
1233
/* 970FX specific exceptions                                                 */
1234
#define EXCP_970_SOFTP     0x1500 /* Soft patch exception                    */
1235
#define EXCP_970_MAINT     0x1600 /* Maintenance exception                   */
1236
#define EXCP_970_THRM      0x1800 /* Thermal exception                       */
1237
#define EXCP_970_VPUA      0x1700 /* VPU assist exception                    */
1238
/* SPE related exceptions                                                    */
1239
#define EXCP_NO_SPE        0x0F20 /* SPE unavailable exception               */
1240
/* End of exception vectors area                                             */
1241
#define EXCP_PPC_MAX       0x4000
1242
/* Qemu exceptions: special cases we want to stop translation                */
1243
#define EXCP_MTMSR         0x11000 /* mtmsr instruction:                     */
1244
                                   /* may change privilege level             */
1245
#define EXCP_BRANCH        0x11001 /* branch instruction                     */
1246
#define EXCP_SYSCALL_USER  0x12000 /* System call in user mode only          */
1247
#define EXCP_INTERRUPT_CRITICAL 0x13000 /* critical IRQ                      */
1248

    
1249
/* Error codes */
1250
enum {
1251
    /* Exception subtypes for EXCP_ALIGN                            */
1252
    EXCP_ALIGN_FP      = 0x01,  /* FP alignment exception           */
1253
    EXCP_ALIGN_LST     = 0x02,  /* Unaligned mult/extern load/store */
1254
    EXCP_ALIGN_LE      = 0x03,  /* Multiple little-endian access    */
1255
    EXCP_ALIGN_PROT    = 0x04,  /* Access cross protection boundary */
1256
    EXCP_ALIGN_BAT     = 0x05,  /* Access cross a BAT/seg boundary  */
1257
    EXCP_ALIGN_CACHE   = 0x06,  /* Impossible dcbz access           */
1258
    /* Exception subtypes for EXCP_PROGRAM                          */
1259
    /* FP exceptions */
1260
    EXCP_FP            = 0x10,
1261
    EXCP_FP_OX         = 0x01,  /* FP overflow                      */
1262
    EXCP_FP_UX         = 0x02,  /* FP underflow                     */
1263
    EXCP_FP_ZX         = 0x03,  /* FP divide by zero                */
1264
    EXCP_FP_XX         = 0x04,  /* FP inexact                       */
1265
    EXCP_FP_VXNAN      = 0x05,  /* FP invalid SNaN op               */
1266
    EXCP_FP_VXISI      = 0x06,  /* FP invalid infinite substraction */
1267
    EXCP_FP_VXIDI      = 0x07,  /* FP invalid infinite divide       */
1268
    EXCP_FP_VXZDZ      = 0x08,  /* FP invalid zero divide           */
1269
    EXCP_FP_VXIMZ      = 0x09,  /* FP invalid infinite * zero       */
1270
    EXCP_FP_VXVC       = 0x0A,  /* FP invalid compare               */
1271
    EXCP_FP_VXSOFT     = 0x0B,  /* FP invalid operation             */
1272
    EXCP_FP_VXSQRT     = 0x0C,  /* FP invalid square root           */
1273
    EXCP_FP_VXCVI      = 0x0D,  /* FP invalid integer conversion    */
1274
    /* Invalid instruction */
1275
    EXCP_INVAL         = 0x20,
1276
    EXCP_INVAL_INVAL   = 0x01,  /* Invalid instruction              */
1277
    EXCP_INVAL_LSWX    = 0x02,  /* Invalid lswx instruction         */
1278
    EXCP_INVAL_SPR     = 0x03,  /* Invalid SPR access               */
1279
    EXCP_INVAL_FP      = 0x04,  /* Unimplemented mandatory fp instr */
1280
    /* Privileged instruction */
1281
    EXCP_PRIV          = 0x30,
1282
    EXCP_PRIV_OPC      = 0x01,
1283
    EXCP_PRIV_REG      = 0x02,
1284
    /* Trap */
1285
    EXCP_TRAP          = 0x40,
1286
};
1287

    
1288
/* Hardware interruption sources:
1289
 * all those exception can be raised simulteaneously
1290
 */
1291
enum {
1292
    PPC_INTERRUPT_RESET  = 0, /* Reset / critical input               */
1293
    PPC_INTERRUPT_MCK    = 1, /* Machine check exception              */
1294
    PPC_INTERRUPT_EXT    = 2, /* External interrupt                   */
1295
    PPC_INTERRUPT_DECR   = 3, /* Decrementer exception                */
1296
    PPC_INTERRUPT_HDECR  = 4, /* Hypervisor decrementer exception     */
1297
    PPC_INTERRUPT_PIT    = 5, /* Programmable inteval timer interrupt */
1298
    PPC_INTERRUPT_FIT    = 6, /* Fixed interval timer interrupt       */
1299
    PPC_INTERRUPT_WDT    = 7, /* Watchdog timer interrupt             */
1300
    PPC_INTERRUPT_DEBUG  = 8, /* External debug exception             */
1301
};
1302

    
1303
/*****************************************************************************/
1304

    
1305
#endif /* !defined (__CPU_PPC_H__) */