Statistics
| Branch: | Revision:

root / hw / spapr.c @ 39ac8455

History | View | Annotate | Download (12 kB)

1 9fdf0c29 David Gibson
/*
2 9fdf0c29 David Gibson
 * QEMU PowerPC pSeries Logical Partition (aka sPAPR) hardware System Emulator
3 9fdf0c29 David Gibson
 *
4 9fdf0c29 David Gibson
 * Copyright (c) 2004-2007 Fabrice Bellard
5 9fdf0c29 David Gibson
 * Copyright (c) 2007 Jocelyn Mayer
6 9fdf0c29 David Gibson
 * Copyright (c) 2010 David Gibson, IBM Corporation.
7 9fdf0c29 David Gibson
 *
8 9fdf0c29 David Gibson
 * Permission is hereby granted, free of charge, to any person obtaining a copy
9 9fdf0c29 David Gibson
 * of this software and associated documentation files (the "Software"), to deal
10 9fdf0c29 David Gibson
 * in the Software without restriction, including without limitation the rights
11 9fdf0c29 David Gibson
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
12 9fdf0c29 David Gibson
 * copies of the Software, and to permit persons to whom the Software is
13 9fdf0c29 David Gibson
 * furnished to do so, subject to the following conditions:
14 9fdf0c29 David Gibson
 *
15 9fdf0c29 David Gibson
 * The above copyright notice and this permission notice shall be included in
16 9fdf0c29 David Gibson
 * all copies or substantial portions of the Software.
17 9fdf0c29 David Gibson
 *
18 9fdf0c29 David Gibson
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
19 9fdf0c29 David Gibson
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
20 9fdf0c29 David Gibson
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
21 9fdf0c29 David Gibson
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
22 9fdf0c29 David Gibson
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
23 9fdf0c29 David Gibson
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
24 9fdf0c29 David Gibson
 * THE SOFTWARE.
25 9fdf0c29 David Gibson
 *
26 9fdf0c29 David Gibson
 */
27 9fdf0c29 David Gibson
#include "sysemu.h"
28 9fdf0c29 David Gibson
#include "hw.h"
29 9fdf0c29 David Gibson
#include "elf.h"
30 9fdf0c29 David Gibson
31 9fdf0c29 David Gibson
#include "hw/boards.h"
32 9fdf0c29 David Gibson
#include "hw/ppc.h"
33 9fdf0c29 David Gibson
#include "hw/loader.h"
34 9fdf0c29 David Gibson
35 9fdf0c29 David Gibson
#include "hw/spapr.h"
36 4040ab72 David Gibson
#include "hw/spapr_vio.h"
37 9fdf0c29 David Gibson
38 9fdf0c29 David Gibson
#include <libfdt.h>
39 9fdf0c29 David Gibson
40 9fdf0c29 David Gibson
#define KERNEL_LOAD_ADDR        0x00000000
41 9fdf0c29 David Gibson
#define INITRD_LOAD_ADDR        0x02800000
42 9fdf0c29 David Gibson
#define FDT_MAX_SIZE            0x10000
43 39ac8455 David Gibson
#define RTAS_MAX_SIZE           0x10000
44 9fdf0c29 David Gibson
45 9fdf0c29 David Gibson
#define TIMEBASE_FREQ           512000000ULL
46 9fdf0c29 David Gibson
47 9fdf0c29 David Gibson
#define MAX_CPUS                32
48 9fdf0c29 David Gibson
49 9fdf0c29 David Gibson
sPAPREnvironment *spapr;
50 9fdf0c29 David Gibson
51 9fdf0c29 David Gibson
static void *spapr_create_fdt(int *fdt_size, ram_addr_t ramsize,
52 9fdf0c29 David Gibson
                              const char *cpu_model, CPUState *envs[],
53 9fdf0c29 David Gibson
                              sPAPREnvironment *spapr,
54 9fdf0c29 David Gibson
                              target_phys_addr_t initrd_base,
55 9fdf0c29 David Gibson
                              target_phys_addr_t initrd_size,
56 f43e3525 David Gibson
                              const char *kernel_cmdline,
57 39ac8455 David Gibson
                              target_phys_addr_t rtas_addr,
58 39ac8455 David Gibson
                              target_phys_addr_t rtas_size,
59 f43e3525 David Gibson
                              long hash_shift)
60 9fdf0c29 David Gibson
{
61 9fdf0c29 David Gibson
    void *fdt;
62 9fdf0c29 David Gibson
    uint64_t mem_reg_property[] = { 0, cpu_to_be64(ramsize) };
63 9fdf0c29 David Gibson
    uint32_t start_prop = cpu_to_be32(initrd_base);
64 9fdf0c29 David Gibson
    uint32_t end_prop = cpu_to_be32(initrd_base + initrd_size);
65 f43e3525 David Gibson
    uint32_t pft_size_prop[] = {0, cpu_to_be32(hash_shift)};
66 f43e3525 David Gibson
    char hypertas_prop[] = "hcall-pft\0hcall-term";
67 9fdf0c29 David Gibson
    int i;
68 9fdf0c29 David Gibson
    char *modelname;
69 4040ab72 David Gibson
    int ret;
70 9fdf0c29 David Gibson
71 9fdf0c29 David Gibson
#define _FDT(exp) \
72 9fdf0c29 David Gibson
    do { \
73 9fdf0c29 David Gibson
        int ret = (exp);                                           \
74 9fdf0c29 David Gibson
        if (ret < 0) {                                             \
75 9fdf0c29 David Gibson
            fprintf(stderr, "qemu: error creating device tree: %s: %s\n", \
76 9fdf0c29 David Gibson
                    #exp, fdt_strerror(ret));                      \
77 9fdf0c29 David Gibson
            exit(1);                                               \
78 9fdf0c29 David Gibson
        }                                                          \
79 9fdf0c29 David Gibson
    } while (0)
80 9fdf0c29 David Gibson
81 9fdf0c29 David Gibson
    fdt = qemu_mallocz(FDT_MAX_SIZE);
82 9fdf0c29 David Gibson
    _FDT((fdt_create(fdt, FDT_MAX_SIZE)));
83 9fdf0c29 David Gibson
84 9fdf0c29 David Gibson
    _FDT((fdt_finish_reservemap(fdt)));
85 9fdf0c29 David Gibson
86 9fdf0c29 David Gibson
    /* Root node */
87 9fdf0c29 David Gibson
    _FDT((fdt_begin_node(fdt, "")));
88 9fdf0c29 David Gibson
    _FDT((fdt_property_string(fdt, "device_type", "chrp")));
89 9fdf0c29 David Gibson
    _FDT((fdt_property_string(fdt, "model", "qemu,emulated-pSeries-LPAR")));
90 9fdf0c29 David Gibson
91 9fdf0c29 David Gibson
    _FDT((fdt_property_cell(fdt, "#address-cells", 0x2)));
92 9fdf0c29 David Gibson
    _FDT((fdt_property_cell(fdt, "#size-cells", 0x2)));
93 9fdf0c29 David Gibson
94 9fdf0c29 David Gibson
    /* /chosen */
95 9fdf0c29 David Gibson
    _FDT((fdt_begin_node(fdt, "chosen")));
96 9fdf0c29 David Gibson
97 9fdf0c29 David Gibson
    _FDT((fdt_property_string(fdt, "bootargs", kernel_cmdline)));
98 9fdf0c29 David Gibson
    _FDT((fdt_property(fdt, "linux,initrd-start",
99 9fdf0c29 David Gibson
                       &start_prop, sizeof(start_prop))));
100 9fdf0c29 David Gibson
    _FDT((fdt_property(fdt, "linux,initrd-end",
101 9fdf0c29 David Gibson
                       &end_prop, sizeof(end_prop))));
102 9fdf0c29 David Gibson
103 9fdf0c29 David Gibson
    _FDT((fdt_end_node(fdt)));
104 9fdf0c29 David Gibson
105 9fdf0c29 David Gibson
    /* memory node */
106 9fdf0c29 David Gibson
    _FDT((fdt_begin_node(fdt, "memory@0")));
107 9fdf0c29 David Gibson
108 9fdf0c29 David Gibson
    _FDT((fdt_property_string(fdt, "device_type", "memory")));
109 9fdf0c29 David Gibson
    _FDT((fdt_property(fdt, "reg",
110 9fdf0c29 David Gibson
                       mem_reg_property, sizeof(mem_reg_property))));
111 9fdf0c29 David Gibson
112 9fdf0c29 David Gibson
    _FDT((fdt_end_node(fdt)));
113 9fdf0c29 David Gibson
114 9fdf0c29 David Gibson
    /* cpus */
115 9fdf0c29 David Gibson
    _FDT((fdt_begin_node(fdt, "cpus")));
116 9fdf0c29 David Gibson
117 9fdf0c29 David Gibson
    _FDT((fdt_property_cell(fdt, "#address-cells", 0x1)));
118 9fdf0c29 David Gibson
    _FDT((fdt_property_cell(fdt, "#size-cells", 0x0)));
119 9fdf0c29 David Gibson
120 9fdf0c29 David Gibson
    modelname = qemu_strdup(cpu_model);
121 9fdf0c29 David Gibson
122 9fdf0c29 David Gibson
    for (i = 0; i < strlen(modelname); i++) {
123 9fdf0c29 David Gibson
        modelname[i] = toupper(modelname[i]);
124 9fdf0c29 David Gibson
    }
125 9fdf0c29 David Gibson
126 9fdf0c29 David Gibson
    for (i = 0; i < smp_cpus; i++) {
127 9fdf0c29 David Gibson
        CPUState *env = envs[i];
128 9fdf0c29 David Gibson
        char *nodename;
129 9fdf0c29 David Gibson
        uint32_t segs[] = {cpu_to_be32(28), cpu_to_be32(40),
130 9fdf0c29 David Gibson
                           0xffffffff, 0xffffffff};
131 9fdf0c29 David Gibson
132 9fdf0c29 David Gibson
        if (asprintf(&nodename, "%s@%x", modelname, i) < 0) {
133 9fdf0c29 David Gibson
            fprintf(stderr, "Allocation failure\n");
134 9fdf0c29 David Gibson
            exit(1);
135 9fdf0c29 David Gibson
        }
136 9fdf0c29 David Gibson
137 9fdf0c29 David Gibson
        _FDT((fdt_begin_node(fdt, nodename)));
138 9fdf0c29 David Gibson
139 9fdf0c29 David Gibson
        free(nodename);
140 9fdf0c29 David Gibson
141 9fdf0c29 David Gibson
        _FDT((fdt_property_cell(fdt, "reg", i)));
142 9fdf0c29 David Gibson
        _FDT((fdt_property_string(fdt, "device_type", "cpu")));
143 9fdf0c29 David Gibson
144 9fdf0c29 David Gibson
        _FDT((fdt_property_cell(fdt, "cpu-version", env->spr[SPR_PVR])));
145 9fdf0c29 David Gibson
        _FDT((fdt_property_cell(fdt, "dcache-block-size",
146 9fdf0c29 David Gibson
                                env->dcache_line_size)));
147 9fdf0c29 David Gibson
        _FDT((fdt_property_cell(fdt, "icache-block-size",
148 9fdf0c29 David Gibson
                                env->icache_line_size)));
149 9fdf0c29 David Gibson
        _FDT((fdt_property_cell(fdt, "timebase-frequency", TIMEBASE_FREQ)));
150 9fdf0c29 David Gibson
        /* Hardcode CPU frequency for now.  It's kind of arbitrary on
151 9fdf0c29 David Gibson
         * full emu, for kvm we should copy it from the host */
152 9fdf0c29 David Gibson
        _FDT((fdt_property_cell(fdt, "clock-frequency", 1000000000)));
153 9fdf0c29 David Gibson
        _FDT((fdt_property_cell(fdt, "ibm,slb-size", env->slb_nr)));
154 f43e3525 David Gibson
        _FDT((fdt_property(fdt, "ibm,pft-size",
155 f43e3525 David Gibson
                           pft_size_prop, sizeof(pft_size_prop))));
156 9fdf0c29 David Gibson
        _FDT((fdt_property_string(fdt, "status", "okay")));
157 9fdf0c29 David Gibson
        _FDT((fdt_property(fdt, "64-bit", NULL, 0)));
158 9fdf0c29 David Gibson
159 9fdf0c29 David Gibson
        if (envs[i]->mmu_model & POWERPC_MMU_1TSEG) {
160 9fdf0c29 David Gibson
            _FDT((fdt_property(fdt, "ibm,processor-segment-sizes",
161 9fdf0c29 David Gibson
                               segs, sizeof(segs))));
162 9fdf0c29 David Gibson
        }
163 9fdf0c29 David Gibson
164 9fdf0c29 David Gibson
        _FDT((fdt_end_node(fdt)));
165 9fdf0c29 David Gibson
    }
166 9fdf0c29 David Gibson
167 9fdf0c29 David Gibson
    qemu_free(modelname);
168 9fdf0c29 David Gibson
169 9fdf0c29 David Gibson
    _FDT((fdt_end_node(fdt)));
170 9fdf0c29 David Gibson
171 f43e3525 David Gibson
    /* RTAS */
172 f43e3525 David Gibson
    _FDT((fdt_begin_node(fdt, "rtas")));
173 f43e3525 David Gibson
174 f43e3525 David Gibson
    _FDT((fdt_property(fdt, "ibm,hypertas-functions", hypertas_prop,
175 f43e3525 David Gibson
                       sizeof(hypertas_prop))));
176 f43e3525 David Gibson
177 f43e3525 David Gibson
    _FDT((fdt_end_node(fdt)));
178 f43e3525 David Gibson
179 4040ab72 David Gibson
    /* vdevice */
180 4040ab72 David Gibson
    _FDT((fdt_begin_node(fdt, "vdevice")));
181 4040ab72 David Gibson
182 4040ab72 David Gibson
    _FDT((fdt_property_string(fdt, "device_type", "vdevice")));
183 4040ab72 David Gibson
    _FDT((fdt_property_string(fdt, "compatible", "IBM,vdevice")));
184 4040ab72 David Gibson
    _FDT((fdt_property_cell(fdt, "#address-cells", 0x1)));
185 4040ab72 David Gibson
    _FDT((fdt_property_cell(fdt, "#size-cells", 0x0)));
186 4040ab72 David Gibson
187 4040ab72 David Gibson
    _FDT((fdt_end_node(fdt)));
188 4040ab72 David Gibson
189 9fdf0c29 David Gibson
    _FDT((fdt_end_node(fdt))); /* close root node */
190 9fdf0c29 David Gibson
    _FDT((fdt_finish(fdt)));
191 9fdf0c29 David Gibson
192 4040ab72 David Gibson
    /* re-expand to allow for further tweaks */
193 4040ab72 David Gibson
    _FDT((fdt_open_into(fdt, fdt, FDT_MAX_SIZE)));
194 4040ab72 David Gibson
195 4040ab72 David Gibson
    ret = spapr_populate_vdevice(spapr->vio_bus, fdt);
196 4040ab72 David Gibson
    if (ret < 0) {
197 4040ab72 David Gibson
        fprintf(stderr, "couldn't setup vio devices in fdt\n");
198 4040ab72 David Gibson
        exit(1);
199 4040ab72 David Gibson
    }
200 4040ab72 David Gibson
201 39ac8455 David Gibson
    /* RTAS */
202 39ac8455 David Gibson
    ret = spapr_rtas_device_tree_setup(fdt, rtas_addr, rtas_size);
203 39ac8455 David Gibson
    if (ret < 0) {
204 39ac8455 David Gibson
        fprintf(stderr, "Couldn't set up RTAS device tree properties\n");
205 39ac8455 David Gibson
    }
206 39ac8455 David Gibson
207 4040ab72 David Gibson
    _FDT((fdt_pack(fdt)));
208 4040ab72 David Gibson
209 9fdf0c29 David Gibson
    *fdt_size = fdt_totalsize(fdt);
210 9fdf0c29 David Gibson
211 9fdf0c29 David Gibson
    return fdt;
212 9fdf0c29 David Gibson
}
213 9fdf0c29 David Gibson
214 9fdf0c29 David Gibson
static uint64_t translate_kernel_address(void *opaque, uint64_t addr)
215 9fdf0c29 David Gibson
{
216 9fdf0c29 David Gibson
    return (addr & 0x0fffffff) + KERNEL_LOAD_ADDR;
217 9fdf0c29 David Gibson
}
218 9fdf0c29 David Gibson
219 9fdf0c29 David Gibson
static void emulate_spapr_hypercall(CPUState *env)
220 9fdf0c29 David Gibson
{
221 9fdf0c29 David Gibson
    env->gpr[3] = spapr_hypercall(env, env->gpr[3], &env->gpr[4]);
222 9fdf0c29 David Gibson
}
223 9fdf0c29 David Gibson
224 9fdf0c29 David Gibson
/* pSeries LPAR / sPAPR hardware init */
225 9fdf0c29 David Gibson
static void ppc_spapr_init(ram_addr_t ram_size,
226 9fdf0c29 David Gibson
                           const char *boot_device,
227 9fdf0c29 David Gibson
                           const char *kernel_filename,
228 9fdf0c29 David Gibson
                           const char *kernel_cmdline,
229 9fdf0c29 David Gibson
                           const char *initrd_filename,
230 9fdf0c29 David Gibson
                           const char *cpu_model)
231 9fdf0c29 David Gibson
{
232 9fdf0c29 David Gibson
    CPUState *envs[MAX_CPUS];
233 f43e3525 David Gibson
    void *fdt, *htab;
234 9fdf0c29 David Gibson
    int i;
235 9fdf0c29 David Gibson
    ram_addr_t ram_offset;
236 39ac8455 David Gibson
    target_phys_addr_t fdt_addr, rtas_addr;
237 9fdf0c29 David Gibson
    uint32_t kernel_base, initrd_base;
238 39ac8455 David Gibson
    long kernel_size, initrd_size, htab_size, rtas_size;
239 f43e3525 David Gibson
    long pteg_shift = 17;
240 9fdf0c29 David Gibson
    int fdt_size;
241 39ac8455 David Gibson
    char *filename;
242 9fdf0c29 David Gibson
243 9fdf0c29 David Gibson
    spapr = qemu_malloc(sizeof(*spapr));
244 9fdf0c29 David Gibson
    cpu_ppc_hypercall = emulate_spapr_hypercall;
245 9fdf0c29 David Gibson
246 9fdf0c29 David Gibson
    /* We place the device tree just below either the top of RAM, or
247 9fdf0c29 David Gibson
     * 2GB, so that it can be processed with 32-bit code if
248 9fdf0c29 David Gibson
     * necessary */
249 9fdf0c29 David Gibson
    fdt_addr = MIN(ram_size, 0x80000000) - FDT_MAX_SIZE;
250 39ac8455 David Gibson
    /* RTAS goes just below that */
251 39ac8455 David Gibson
    rtas_addr = fdt_addr - RTAS_MAX_SIZE;
252 9fdf0c29 David Gibson
253 9fdf0c29 David Gibson
    /* init CPUs */
254 9fdf0c29 David Gibson
    if (cpu_model == NULL) {
255 9fdf0c29 David Gibson
        cpu_model = "POWER7";
256 9fdf0c29 David Gibson
    }
257 9fdf0c29 David Gibson
    for (i = 0; i < smp_cpus; i++) {
258 9fdf0c29 David Gibson
        CPUState *env = cpu_init(cpu_model);
259 9fdf0c29 David Gibson
260 9fdf0c29 David Gibson
        if (!env) {
261 9fdf0c29 David Gibson
            fprintf(stderr, "Unable to find PowerPC CPU definition\n");
262 9fdf0c29 David Gibson
            exit(1);
263 9fdf0c29 David Gibson
        }
264 9fdf0c29 David Gibson
        /* Set time-base frequency to 512 MHz */
265 9fdf0c29 David Gibson
        cpu_ppc_tb_init(env, TIMEBASE_FREQ);
266 9fdf0c29 David Gibson
        qemu_register_reset((QEMUResetHandler *)&cpu_reset, env);
267 9fdf0c29 David Gibson
268 9fdf0c29 David Gibson
        env->hreset_vector = 0x60;
269 9fdf0c29 David Gibson
        env->hreset_excp_prefix = 0;
270 9fdf0c29 David Gibson
        env->gpr[3] = i;
271 9fdf0c29 David Gibson
272 9fdf0c29 David Gibson
        envs[i] = env;
273 9fdf0c29 David Gibson
    }
274 9fdf0c29 David Gibson
275 9fdf0c29 David Gibson
    /* allocate RAM */
276 9fdf0c29 David Gibson
    ram_offset = qemu_ram_alloc(NULL, "ppc_spapr.ram", ram_size);
277 9fdf0c29 David Gibson
    cpu_register_physical_memory(0, ram_size, ram_offset);
278 9fdf0c29 David Gibson
279 f43e3525 David Gibson
    /* allocate hash page table.  For now we always make this 16mb,
280 f43e3525 David Gibson
     * later we should probably make it scale to the size of guest
281 f43e3525 David Gibson
     * RAM */
282 f43e3525 David Gibson
    htab_size = 1ULL << (pteg_shift + 7);
283 f43e3525 David Gibson
    htab = qemu_mallocz(htab_size);
284 f43e3525 David Gibson
285 f43e3525 David Gibson
    for (i = 0; i < smp_cpus; i++) {
286 f43e3525 David Gibson
        envs[i]->external_htab = htab;
287 f43e3525 David Gibson
        envs[i]->htab_base = -1;
288 f43e3525 David Gibson
        envs[i]->htab_mask = htab_size - 1;
289 f43e3525 David Gibson
    }
290 f43e3525 David Gibson
291 39ac8455 David Gibson
    filename = qemu_find_file(QEMU_FILE_TYPE_BIOS, "spapr-rtas.bin");
292 39ac8455 David Gibson
    rtas_size = load_image_targphys(filename, rtas_addr, ram_size - rtas_addr);
293 39ac8455 David Gibson
    if (rtas_size < 0) {
294 39ac8455 David Gibson
        hw_error("qemu: could not load LPAR rtas '%s'\n", filename);
295 39ac8455 David Gibson
        exit(1);
296 39ac8455 David Gibson
    }
297 39ac8455 David Gibson
    qemu_free(filename);
298 39ac8455 David Gibson
299 4040ab72 David Gibson
    spapr->vio_bus = spapr_vio_bus_init();
300 4040ab72 David Gibson
301 4040ab72 David Gibson
    for (i = 0; i < MAX_SERIAL_PORTS; i++) {
302 4040ab72 David Gibson
        if (serial_hds[i]) {
303 4040ab72 David Gibson
            spapr_vty_create(spapr->vio_bus, i, serial_hds[i]);
304 4040ab72 David Gibson
        }
305 4040ab72 David Gibson
    }
306 9fdf0c29 David Gibson
307 9fdf0c29 David Gibson
    if (kernel_filename) {
308 9fdf0c29 David Gibson
        uint64_t lowaddr = 0;
309 9fdf0c29 David Gibson
310 9fdf0c29 David Gibson
        kernel_base = KERNEL_LOAD_ADDR;
311 9fdf0c29 David Gibson
312 9fdf0c29 David Gibson
        kernel_size = load_elf(kernel_filename, translate_kernel_address, NULL,
313 9fdf0c29 David Gibson
                               NULL, &lowaddr, NULL, 1, ELF_MACHINE, 0);
314 9fdf0c29 David Gibson
        if (kernel_size < 0) {
315 9fdf0c29 David Gibson
            kernel_size = load_image_targphys(kernel_filename, kernel_base,
316 9fdf0c29 David Gibson
                                              ram_size - kernel_base);
317 9fdf0c29 David Gibson
        }
318 9fdf0c29 David Gibson
        if (kernel_size < 0) {
319 9fdf0c29 David Gibson
            fprintf(stderr, "qemu: could not load kernel '%s'\n",
320 9fdf0c29 David Gibson
                    kernel_filename);
321 9fdf0c29 David Gibson
            exit(1);
322 9fdf0c29 David Gibson
        }
323 9fdf0c29 David Gibson
324 9fdf0c29 David Gibson
        /* load initrd */
325 9fdf0c29 David Gibson
        if (initrd_filename) {
326 9fdf0c29 David Gibson
            initrd_base = INITRD_LOAD_ADDR;
327 9fdf0c29 David Gibson
            initrd_size = load_image_targphys(initrd_filename, initrd_base,
328 9fdf0c29 David Gibson
                                              ram_size - initrd_base);
329 9fdf0c29 David Gibson
            if (initrd_size < 0) {
330 9fdf0c29 David Gibson
                fprintf(stderr, "qemu: could not load initial ram disk '%s'\n",
331 9fdf0c29 David Gibson
                        initrd_filename);
332 9fdf0c29 David Gibson
                exit(1);
333 9fdf0c29 David Gibson
            }
334 9fdf0c29 David Gibson
        } else {
335 9fdf0c29 David Gibson
            initrd_base = 0;
336 9fdf0c29 David Gibson
            initrd_size = 0;
337 9fdf0c29 David Gibson
        }
338 9fdf0c29 David Gibson
    } else {
339 9fdf0c29 David Gibson
        fprintf(stderr, "pSeries machine needs -kernel for now");
340 9fdf0c29 David Gibson
        exit(1);
341 9fdf0c29 David Gibson
    }
342 9fdf0c29 David Gibson
343 9fdf0c29 David Gibson
    /* Prepare the device tree */
344 9fdf0c29 David Gibson
    fdt = spapr_create_fdt(&fdt_size, ram_size, cpu_model, envs, spapr,
345 f43e3525 David Gibson
                           initrd_base, initrd_size, kernel_cmdline,
346 39ac8455 David Gibson
                           rtas_addr, rtas_size, pteg_shift + 7);
347 9fdf0c29 David Gibson
    assert(fdt != NULL);
348 9fdf0c29 David Gibson
349 9fdf0c29 David Gibson
    cpu_physical_memory_write(fdt_addr, fdt, fdt_size);
350 9fdf0c29 David Gibson
351 9fdf0c29 David Gibson
    qemu_free(fdt);
352 9fdf0c29 David Gibson
353 9fdf0c29 David Gibson
    envs[0]->gpr[3] = fdt_addr;
354 9fdf0c29 David Gibson
    envs[0]->gpr[5] = 0;
355 9fdf0c29 David Gibson
    envs[0]->hreset_vector = kernel_base;
356 9fdf0c29 David Gibson
}
357 9fdf0c29 David Gibson
358 9fdf0c29 David Gibson
static QEMUMachine spapr_machine = {
359 9fdf0c29 David Gibson
    .name = "pseries",
360 9fdf0c29 David Gibson
    .desc = "pSeries Logical Partition (PAPR compliant)",
361 9fdf0c29 David Gibson
    .init = ppc_spapr_init,
362 9fdf0c29 David Gibson
    .max_cpus = MAX_CPUS,
363 9fdf0c29 David Gibson
    .no_vga = 1,
364 9fdf0c29 David Gibson
    .no_parallel = 1,
365 9fdf0c29 David Gibson
};
366 9fdf0c29 David Gibson
367 9fdf0c29 David Gibson
static void spapr_machine_init(void)
368 9fdf0c29 David Gibson
{
369 9fdf0c29 David Gibson
    qemu_register_machine(&spapr_machine);
370 9fdf0c29 David Gibson
}
371 9fdf0c29 David Gibson
372 9fdf0c29 David Gibson
machine_init(spapr_machine_init);