Revision 3b21e03e target-i386/helper2.c
b/target-i386/helper2.c | ||
---|---|---|
161 | 161 |
|
162 | 162 |
cpu_x86_update_cr0(env, 0x60000010); |
163 | 163 |
env->a20_mask = 0xffffffff; |
164 |
|
|
164 |
env->smbase = 0x30000; |
|
165 |
|
|
165 | 166 |
env->idt.limit = 0xffff; |
166 | 167 |
env->gdt.limit = 0xffff; |
167 | 168 |
env->ldt.limit = 0xffff; |
... | ... | |
268 | 269 |
"RSI=%016" PRIx64 " RDI=%016" PRIx64 " RBP=%016" PRIx64 " RSP=%016" PRIx64 "\n" |
269 | 270 |
"R8 =%016" PRIx64 " R9 =%016" PRIx64 " R10=%016" PRIx64 " R11=%016" PRIx64 "\n" |
270 | 271 |
"R12=%016" PRIx64 " R13=%016" PRIx64 " R14=%016" PRIx64 " R15=%016" PRIx64 "\n" |
271 |
"RIP=%016" PRIx64 " RFL=%08x [%c%c%c%c%c%c%c] CPL=%d II=%d A20=%d HLT=%d\n", |
|
272 |
"RIP=%016" PRIx64 " RFL=%08x [%c%c%c%c%c%c%c] CPL=%d II=%d A20=%d SMM=%d HLT=%d\n",
|
|
272 | 273 |
env->regs[R_EAX], |
273 | 274 |
env->regs[R_EBX], |
274 | 275 |
env->regs[R_ECX], |
... | ... | |
296 | 297 |
env->hflags & HF_CPL_MASK, |
297 | 298 |
(env->hflags >> HF_INHIBIT_IRQ_SHIFT) & 1, |
298 | 299 |
(env->a20_mask >> 20) & 1, |
300 |
(env->hflags >> HF_SMM_SHIFT) & 1, |
|
299 | 301 |
(env->hflags >> HF_HALTED_SHIFT) & 1); |
300 | 302 |
} else |
301 | 303 |
#endif |
302 | 304 |
{ |
303 | 305 |
cpu_fprintf(f, "EAX=%08x EBX=%08x ECX=%08x EDX=%08x\n" |
304 | 306 |
"ESI=%08x EDI=%08x EBP=%08x ESP=%08x\n" |
305 |
"EIP=%08x EFL=%08x [%c%c%c%c%c%c%c] CPL=%d II=%d A20=%d HLT=%d\n", |
|
307 |
"EIP=%08x EFL=%08x [%c%c%c%c%c%c%c] CPL=%d II=%d A20=%d SMM=%d HLT=%d\n",
|
|
306 | 308 |
(uint32_t)env->regs[R_EAX], |
307 | 309 |
(uint32_t)env->regs[R_EBX], |
308 | 310 |
(uint32_t)env->regs[R_ECX], |
... | ... | |
322 | 324 |
env->hflags & HF_CPL_MASK, |
323 | 325 |
(env->hflags >> HF_INHIBIT_IRQ_SHIFT) & 1, |
324 | 326 |
(env->a20_mask >> 20) & 1, |
327 |
(env->hflags >> HF_SMM_SHIFT) & 1, |
|
325 | 328 |
(env->hflags >> HF_HALTED_SHIFT) & 1); |
326 | 329 |
} |
327 | 330 |
|
Also available in: Unified diff