Revision 3b46e624 hw/i8259.c
b/hw/i8259.c | ||
---|---|---|
155 | 155 |
printf("pic%d: imr=%x irr=%x padd=%d\n", |
156 | 156 |
i, s->pics[i].imr, s->pics[i].irr, |
157 | 157 |
s->pics[i].priority_add); |
158 |
|
|
158 |
|
|
159 | 159 |
} |
160 | 160 |
} |
161 | 161 |
printf("pic: cpu_interrupt\n"); |
... | ... | |
243 | 243 |
intno = s->pics[0].irq_base + irq; |
244 | 244 |
} |
245 | 245 |
pic_update_irq(s); |
246 |
|
|
246 |
|
|
247 | 247 |
#ifdef DEBUG_IRQ_LATENCY |
248 | 248 |
printf("IRQ%d latency=%0.3fus\n", |
249 | 249 |
irq, |
... | ... | |
429 | 429 |
ret = pic_poll_read(&s->pics[1], 0x80) + 8; |
430 | 430 |
/* Prepare for ISR read */ |
431 | 431 |
s->pics[0].read_reg_select = 1; |
432 |
|
|
432 |
|
|
433 | 433 |
return ret; |
434 | 434 |
} |
435 | 435 |
|
... | ... | |
448 | 448 |
static void pic_save(QEMUFile *f, void *opaque) |
449 | 449 |
{ |
450 | 450 |
PicState *s = opaque; |
451 |
|
|
451 |
|
|
452 | 452 |
qemu_put_8s(f, &s->last_irr); |
453 | 453 |
qemu_put_8s(f, &s->irr); |
454 | 454 |
qemu_put_8s(f, &s->imr); |
... | ... | |
470 | 470 |
static int pic_load(QEMUFile *f, void *opaque, int version_id) |
471 | 471 |
{ |
472 | 472 |
PicState *s = opaque; |
473 |
|
|
473 |
|
|
474 | 474 |
if (version_id != 1) |
475 | 475 |
return -EINVAL; |
476 | 476 |
|
... | ... | |
510 | 510 |
{ |
511 | 511 |
int i; |
512 | 512 |
PicState *s; |
513 |
|
|
513 |
|
|
514 | 514 |
if (!isa_pic) |
515 | 515 |
return; |
516 | 516 |
|
Also available in: Unified diff