Revision 3b46e624 hw/openpic.c
b/hw/openpic.c | ||
---|---|---|
475 | 475 |
|
476 | 476 |
return retval; |
477 | 477 |
} |
478 |
|
|
478 |
|
|
479 | 479 |
static void write_doorbell_register (penpic_t *opp, int n_dbl, |
480 | 480 |
uint32_t offset, uint32_t value) |
481 | 481 |
{ |
... | ... | |
831 | 831 |
IRQ_dst_t *dst; |
832 | 832 |
uint32_t retval; |
833 | 833 |
int idx, n_IRQ; |
834 |
|
|
834 |
|
|
835 | 835 |
DPRINTF("%s: addr %08x\n", __func__, addr); |
836 | 836 |
retval = 0xFFFFFFFF; |
837 | 837 |
if (addr & 0xF) |
... | ... | |
1005 | 1005 |
openpic_t *opp; |
1006 | 1006 |
uint8_t *pci_conf; |
1007 | 1007 |
int i, m; |
1008 |
|
|
1008 |
|
|
1009 | 1009 |
/* XXX: for now, only one CPU is supported */ |
1010 | 1010 |
if (nb_cpus != 1) |
1011 | 1011 |
return NULL; |
... | ... | |
1023 | 1023 |
pci_conf[0x0b] = 0x08; |
1024 | 1024 |
pci_conf[0x0e] = 0x00; // header_type |
1025 | 1025 |
pci_conf[0x3d] = 0x00; // no interrupt pin |
1026 |
|
|
1026 |
|
|
1027 | 1027 |
/* Register I/O spaces */ |
1028 | 1028 |
pci_register_io_region((PCIDevice *)opp, 0, 0x40000, |
1029 | 1029 |
PCI_ADDRESS_SPACE_MEM, &openpic_map); |
... | ... | |
1032 | 1032 |
} |
1033 | 1033 |
opp->mem_index = cpu_register_io_memory(0, openpic_read, |
1034 | 1034 |
openpic_write, opp); |
1035 |
|
|
1035 |
|
|
1036 | 1036 |
// isu_base &= 0xFFFC0000; |
1037 | 1037 |
opp->nb_cpus = nb_cpus; |
1038 | 1038 |
/* Set IRQ types */ |
Also available in: Unified diff