root / hw / timer / pxa2xx_timer.c @ 3bd88451
History | View | Annotate | Download (15.9 kB)
1 | a171fe39 | balrog | /*
|
---|---|---|---|
2 | a171fe39 | balrog | * Intel XScale PXA255/270 OS Timers.
|
3 | a171fe39 | balrog | *
|
4 | a171fe39 | balrog | * Copyright (c) 2006 Openedhand Ltd.
|
5 | a171fe39 | balrog | * Copyright (c) 2006 Thorsten Zitterell
|
6 | a171fe39 | balrog | *
|
7 | 8e31bf38 | Matthew Fernandez | * This code is licensed under the GPL.
|
8 | a171fe39 | balrog | */
|
9 | a171fe39 | balrog | |
10 | 83c9f4ca | Paolo Bonzini | #include "hw/hw.h" |
11 | 1de7afc9 | Paolo Bonzini | #include "qemu/timer.h" |
12 | 9c17d615 | Paolo Bonzini | #include "sysemu/sysemu.h" |
13 | 0d09e41a | Paolo Bonzini | #include "hw/arm/pxa.h" |
14 | 83c9f4ca | Paolo Bonzini | #include "hw/sysbus.h" |
15 | a171fe39 | balrog | |
16 | a171fe39 | balrog | #define OSMR0 0x00 |
17 | a171fe39 | balrog | #define OSMR1 0x04 |
18 | a171fe39 | balrog | #define OSMR2 0x08 |
19 | a171fe39 | balrog | #define OSMR3 0x0c |
20 | a171fe39 | balrog | #define OSMR4 0x80 |
21 | a171fe39 | balrog | #define OSMR5 0x84 |
22 | a171fe39 | balrog | #define OSMR6 0x88 |
23 | a171fe39 | balrog | #define OSMR7 0x8c |
24 | a171fe39 | balrog | #define OSMR8 0x90 |
25 | a171fe39 | balrog | #define OSMR9 0x94 |
26 | a171fe39 | balrog | #define OSMR10 0x98 |
27 | a171fe39 | balrog | #define OSMR11 0x9c |
28 | a171fe39 | balrog | #define OSCR 0x10 /* OS Timer Count */ |
29 | a171fe39 | balrog | #define OSCR4 0x40 |
30 | a171fe39 | balrog | #define OSCR5 0x44 |
31 | a171fe39 | balrog | #define OSCR6 0x48 |
32 | a171fe39 | balrog | #define OSCR7 0x4c |
33 | a171fe39 | balrog | #define OSCR8 0x50 |
34 | a171fe39 | balrog | #define OSCR9 0x54 |
35 | a171fe39 | balrog | #define OSCR10 0x58 |
36 | a171fe39 | balrog | #define OSCR11 0x5c |
37 | a171fe39 | balrog | #define OSSR 0x14 /* Timer status register */ |
38 | a171fe39 | balrog | #define OWER 0x18 |
39 | a171fe39 | balrog | #define OIER 0x1c /* Interrupt enable register 3-0 to E3-E0 */ |
40 | a171fe39 | balrog | #define OMCR4 0xc0 /* OS Match Control registers */ |
41 | a171fe39 | balrog | #define OMCR5 0xc4 |
42 | a171fe39 | balrog | #define OMCR6 0xc8 |
43 | a171fe39 | balrog | #define OMCR7 0xcc |
44 | a171fe39 | balrog | #define OMCR8 0xd0 |
45 | a171fe39 | balrog | #define OMCR9 0xd4 |
46 | a171fe39 | balrog | #define OMCR10 0xd8 |
47 | a171fe39 | balrog | #define OMCR11 0xdc |
48 | a171fe39 | balrog | #define OSNR 0x20 |
49 | a171fe39 | balrog | |
50 | a171fe39 | balrog | #define PXA25X_FREQ 3686400 /* 3.6864 MHz */ |
51 | a171fe39 | balrog | #define PXA27X_FREQ 3250000 /* 3.25 MHz */ |
52 | a171fe39 | balrog | |
53 | a171fe39 | balrog | static int pxa2xx_timer4_freq[8] = { |
54 | a171fe39 | balrog | [0] = 0, |
55 | a171fe39 | balrog | [1] = 32768, |
56 | a171fe39 | balrog | [2] = 1000, |
57 | a171fe39 | balrog | [3] = 1, |
58 | a171fe39 | balrog | [4] = 1000000, |
59 | a171fe39 | balrog | /* [5] is the "Externally supplied clock". Assign if necessary. */
|
60 | a171fe39 | balrog | [5 ... 7] = 0, |
61 | a171fe39 | balrog | }; |
62 | a171fe39 | balrog | |
63 | 797e9542 | Dmitry Eremin-Solenikov | typedef struct PXA2xxTimerInfo PXA2xxTimerInfo; |
64 | 797e9542 | Dmitry Eremin-Solenikov | |
65 | bc24a225 | Paul Brook | typedef struct { |
66 | a171fe39 | balrog | uint32_t value; |
67 | 5251d196 | Andrzej Zaborowski | qemu_irq irq; |
68 | a171fe39 | balrog | QEMUTimer *qtimer; |
69 | a171fe39 | balrog | int num;
|
70 | 797e9542 | Dmitry Eremin-Solenikov | PXA2xxTimerInfo *info; |
71 | bc24a225 | Paul Brook | } PXA2xxTimer0; |
72 | a171fe39 | balrog | |
73 | bc24a225 | Paul Brook | typedef struct { |
74 | bc24a225 | Paul Brook | PXA2xxTimer0 tm; |
75 | a171fe39 | balrog | int32_t oldclock; |
76 | a171fe39 | balrog | int32_t clock; |
77 | a171fe39 | balrog | uint64_t lastload; |
78 | a171fe39 | balrog | uint32_t freq; |
79 | a171fe39 | balrog | uint32_t control; |
80 | bc24a225 | Paul Brook | } PXA2xxTimer4; |
81 | a171fe39 | balrog | |
82 | 797e9542 | Dmitry Eremin-Solenikov | struct PXA2xxTimerInfo {
|
83 | 797e9542 | Dmitry Eremin-Solenikov | SysBusDevice busdev; |
84 | b755bde3 | Benoît Canet | MemoryRegion iomem; |
85 | 797e9542 | Dmitry Eremin-Solenikov | uint32_t flags; |
86 | 797e9542 | Dmitry Eremin-Solenikov | |
87 | a171fe39 | balrog | int32_t clock; |
88 | a171fe39 | balrog | int32_t oldclock; |
89 | a171fe39 | balrog | uint64_t lastload; |
90 | a171fe39 | balrog | uint32_t freq; |
91 | bc24a225 | Paul Brook | PXA2xxTimer0 timer[4];
|
92 | a171fe39 | balrog | uint32_t events; |
93 | a171fe39 | balrog | uint32_t irq_enabled; |
94 | a171fe39 | balrog | uint32_t reset3; |
95 | a171fe39 | balrog | uint32_t snapshot; |
96 | 797e9542 | Dmitry Eremin-Solenikov | |
97 | 4ff927cc | Dmitry Eremin-Solenikov | qemu_irq irq4; |
98 | 797e9542 | Dmitry Eremin-Solenikov | PXA2xxTimer4 tm4[8];
|
99 | 797e9542 | Dmitry Eremin-Solenikov | }; |
100 | 797e9542 | Dmitry Eremin-Solenikov | |
101 | 797e9542 | Dmitry Eremin-Solenikov | #define PXA2XX_TIMER_HAVE_TM4 0 |
102 | 797e9542 | Dmitry Eremin-Solenikov | |
103 | 797e9542 | Dmitry Eremin-Solenikov | static inline int pxa2xx_timer_has_tm4(PXA2xxTimerInfo *s) |
104 | 797e9542 | Dmitry Eremin-Solenikov | { |
105 | 797e9542 | Dmitry Eremin-Solenikov | return s->flags & (1 << PXA2XX_TIMER_HAVE_TM4); |
106 | 797e9542 | Dmitry Eremin-Solenikov | } |
107 | a171fe39 | balrog | |
108 | a171fe39 | balrog | static void pxa2xx_timer_update(void *opaque, uint64_t now_qemu) |
109 | a171fe39 | balrog | { |
110 | d353eb43 | Dmitry Eremin-Solenikov | PXA2xxTimerInfo *s = (PXA2xxTimerInfo *) opaque; |
111 | a171fe39 | balrog | int i;
|
112 | a171fe39 | balrog | uint32_t now_vm; |
113 | a171fe39 | balrog | uint64_t new_qemu; |
114 | a171fe39 | balrog | |
115 | a171fe39 | balrog | now_vm = s->clock + |
116 | 6ee093c9 | Juan Quintela | muldiv64(now_qemu - s->lastload, s->freq, get_ticks_per_sec()); |
117 | a171fe39 | balrog | |
118 | a171fe39 | balrog | for (i = 0; i < 4; i ++) { |
119 | a171fe39 | balrog | new_qemu = now_qemu + muldiv64((uint32_t) (s->timer[i].value - now_vm), |
120 | 6ee093c9 | Juan Quintela | get_ticks_per_sec(), s->freq); |
121 | a171fe39 | balrog | qemu_mod_timer(s->timer[i].qtimer, new_qemu); |
122 | a171fe39 | balrog | } |
123 | a171fe39 | balrog | } |
124 | a171fe39 | balrog | |
125 | a171fe39 | balrog | static void pxa2xx_timer_update4(void *opaque, uint64_t now_qemu, int n) |
126 | a171fe39 | balrog | { |
127 | d353eb43 | Dmitry Eremin-Solenikov | PXA2xxTimerInfo *s = (PXA2xxTimerInfo *) opaque; |
128 | a171fe39 | balrog | uint32_t now_vm; |
129 | a171fe39 | balrog | uint64_t new_qemu; |
130 | a171fe39 | balrog | static const int counters[8] = { 0, 0, 0, 0, 4, 4, 6, 6 }; |
131 | a171fe39 | balrog | int counter;
|
132 | a171fe39 | balrog | |
133 | a171fe39 | balrog | if (s->tm4[n].control & (1 << 7)) |
134 | a171fe39 | balrog | counter = n; |
135 | a171fe39 | balrog | else
|
136 | a171fe39 | balrog | counter = counters[n]; |
137 | a171fe39 | balrog | |
138 | a171fe39 | balrog | if (!s->tm4[counter].freq) {
|
139 | 3f582262 | balrog | qemu_del_timer(s->tm4[n].tm.qtimer); |
140 | a171fe39 | balrog | return;
|
141 | a171fe39 | balrog | } |
142 | a171fe39 | balrog | |
143 | a171fe39 | balrog | now_vm = s->tm4[counter].clock + muldiv64(now_qemu - |
144 | a171fe39 | balrog | s->tm4[counter].lastload, |
145 | 6ee093c9 | Juan Quintela | s->tm4[counter].freq, get_ticks_per_sec()); |
146 | a171fe39 | balrog | |
147 | 3bdd58a4 | balrog | new_qemu = now_qemu + muldiv64((uint32_t) (s->tm4[n].tm.value - now_vm), |
148 | 6ee093c9 | Juan Quintela | get_ticks_per_sec(), s->tm4[counter].freq); |
149 | 3f582262 | balrog | qemu_mod_timer(s->tm4[n].tm.qtimer, new_qemu); |
150 | a171fe39 | balrog | } |
151 | a171fe39 | balrog | |
152 | a8170e5e | Avi Kivity | static uint64_t pxa2xx_timer_read(void *opaque, hwaddr offset, |
153 | b755bde3 | Benoît Canet | unsigned size)
|
154 | a171fe39 | balrog | { |
155 | d353eb43 | Dmitry Eremin-Solenikov | PXA2xxTimerInfo *s = (PXA2xxTimerInfo *) opaque; |
156 | a171fe39 | balrog | int tm = 0; |
157 | a171fe39 | balrog | |
158 | a171fe39 | balrog | switch (offset) {
|
159 | a171fe39 | balrog | case OSMR3: tm ++;
|
160 | de16017d | Peter Maydell | /* fall through */
|
161 | a171fe39 | balrog | case OSMR2: tm ++;
|
162 | de16017d | Peter Maydell | /* fall through */
|
163 | a171fe39 | balrog | case OSMR1: tm ++;
|
164 | de16017d | Peter Maydell | /* fall through */
|
165 | a171fe39 | balrog | case OSMR0:
|
166 | a171fe39 | balrog | return s->timer[tm].value;
|
167 | a171fe39 | balrog | case OSMR11: tm ++;
|
168 | de16017d | Peter Maydell | /* fall through */
|
169 | a171fe39 | balrog | case OSMR10: tm ++;
|
170 | de16017d | Peter Maydell | /* fall through */
|
171 | a171fe39 | balrog | case OSMR9: tm ++;
|
172 | de16017d | Peter Maydell | /* fall through */
|
173 | a171fe39 | balrog | case OSMR8: tm ++;
|
174 | de16017d | Peter Maydell | /* fall through */
|
175 | a171fe39 | balrog | case OSMR7: tm ++;
|
176 | de16017d | Peter Maydell | /* fall through */
|
177 | a171fe39 | balrog | case OSMR6: tm ++;
|
178 | de16017d | Peter Maydell | /* fall through */
|
179 | a171fe39 | balrog | case OSMR5: tm ++;
|
180 | de16017d | Peter Maydell | /* fall through */
|
181 | a171fe39 | balrog | case OSMR4:
|
182 | 797e9542 | Dmitry Eremin-Solenikov | if (!pxa2xx_timer_has_tm4(s))
|
183 | a171fe39 | balrog | goto badreg;
|
184 | 3bdd58a4 | balrog | return s->tm4[tm].tm.value;
|
185 | a171fe39 | balrog | case OSCR:
|
186 | 74475455 | Paolo Bonzini | return s->clock + muldiv64(qemu_get_clock_ns(vm_clock) -
|
187 | 6ee093c9 | Juan Quintela | s->lastload, s->freq, get_ticks_per_sec()); |
188 | a171fe39 | balrog | case OSCR11: tm ++;
|
189 | de16017d | Peter Maydell | /* fall through */
|
190 | a171fe39 | balrog | case OSCR10: tm ++;
|
191 | de16017d | Peter Maydell | /* fall through */
|
192 | a171fe39 | balrog | case OSCR9: tm ++;
|
193 | de16017d | Peter Maydell | /* fall through */
|
194 | a171fe39 | balrog | case OSCR8: tm ++;
|
195 | de16017d | Peter Maydell | /* fall through */
|
196 | a171fe39 | balrog | case OSCR7: tm ++;
|
197 | de16017d | Peter Maydell | /* fall through */
|
198 | a171fe39 | balrog | case OSCR6: tm ++;
|
199 | de16017d | Peter Maydell | /* fall through */
|
200 | a171fe39 | balrog | case OSCR5: tm ++;
|
201 | de16017d | Peter Maydell | /* fall through */
|
202 | a171fe39 | balrog | case OSCR4:
|
203 | 797e9542 | Dmitry Eremin-Solenikov | if (!pxa2xx_timer_has_tm4(s))
|
204 | a171fe39 | balrog | goto badreg;
|
205 | a171fe39 | balrog | |
206 | a171fe39 | balrog | if ((tm == 9 - 4 || tm == 11 - 4) && (s->tm4[tm].control & (1 << 9))) { |
207 | a171fe39 | balrog | if (s->tm4[tm - 1].freq) |
208 | a171fe39 | balrog | s->snapshot = s->tm4[tm - 1].clock + muldiv64(
|
209 | 74475455 | Paolo Bonzini | qemu_get_clock_ns(vm_clock) - |
210 | a171fe39 | balrog | s->tm4[tm - 1].lastload,
|
211 | 6ee093c9 | Juan Quintela | s->tm4[tm - 1].freq, get_ticks_per_sec());
|
212 | a171fe39 | balrog | else
|
213 | a171fe39 | balrog | s->snapshot = s->tm4[tm - 1].clock;
|
214 | a171fe39 | balrog | } |
215 | a171fe39 | balrog | |
216 | a171fe39 | balrog | if (!s->tm4[tm].freq)
|
217 | a171fe39 | balrog | return s->tm4[tm].clock;
|
218 | 74475455 | Paolo Bonzini | return s->tm4[tm].clock + muldiv64(qemu_get_clock_ns(vm_clock) -
|
219 | 6ee093c9 | Juan Quintela | s->tm4[tm].lastload, s->tm4[tm].freq, get_ticks_per_sec()); |
220 | a171fe39 | balrog | case OIER:
|
221 | a171fe39 | balrog | return s->irq_enabled;
|
222 | a171fe39 | balrog | case OSSR: /* Status register */ |
223 | a171fe39 | balrog | return s->events;
|
224 | a171fe39 | balrog | case OWER:
|
225 | a171fe39 | balrog | return s->reset3;
|
226 | a171fe39 | balrog | case OMCR11: tm ++;
|
227 | de16017d | Peter Maydell | /* fall through */
|
228 | a171fe39 | balrog | case OMCR10: tm ++;
|
229 | de16017d | Peter Maydell | /* fall through */
|
230 | a171fe39 | balrog | case OMCR9: tm ++;
|
231 | de16017d | Peter Maydell | /* fall through */
|
232 | a171fe39 | balrog | case OMCR8: tm ++;
|
233 | de16017d | Peter Maydell | /* fall through */
|
234 | a171fe39 | balrog | case OMCR7: tm ++;
|
235 | de16017d | Peter Maydell | /* fall through */
|
236 | a171fe39 | balrog | case OMCR6: tm ++;
|
237 | de16017d | Peter Maydell | /* fall through */
|
238 | a171fe39 | balrog | case OMCR5: tm ++;
|
239 | de16017d | Peter Maydell | /* fall through */
|
240 | a171fe39 | balrog | case OMCR4:
|
241 | 797e9542 | Dmitry Eremin-Solenikov | if (!pxa2xx_timer_has_tm4(s))
|
242 | a171fe39 | balrog | goto badreg;
|
243 | a171fe39 | balrog | return s->tm4[tm].control;
|
244 | a171fe39 | balrog | case OSNR:
|
245 | a171fe39 | balrog | return s->snapshot;
|
246 | a171fe39 | balrog | default:
|
247 | a171fe39 | balrog | badreg:
|
248 | 2ac71179 | Paul Brook | hw_error("pxa2xx_timer_read: Bad offset " REG_FMT "\n", offset); |
249 | a171fe39 | balrog | } |
250 | a171fe39 | balrog | |
251 | a171fe39 | balrog | return 0; |
252 | a171fe39 | balrog | } |
253 | a171fe39 | balrog | |
254 | a8170e5e | Avi Kivity | static void pxa2xx_timer_write(void *opaque, hwaddr offset, |
255 | b755bde3 | Benoît Canet | uint64_t value, unsigned size)
|
256 | a171fe39 | balrog | { |
257 | a171fe39 | balrog | int i, tm = 0; |
258 | d353eb43 | Dmitry Eremin-Solenikov | PXA2xxTimerInfo *s = (PXA2xxTimerInfo *) opaque; |
259 | a171fe39 | balrog | |
260 | a171fe39 | balrog | switch (offset) {
|
261 | a171fe39 | balrog | case OSMR3: tm ++;
|
262 | de16017d | Peter Maydell | /* fall through */
|
263 | a171fe39 | balrog | case OSMR2: tm ++;
|
264 | de16017d | Peter Maydell | /* fall through */
|
265 | a171fe39 | balrog | case OSMR1: tm ++;
|
266 | de16017d | Peter Maydell | /* fall through */
|
267 | a171fe39 | balrog | case OSMR0:
|
268 | a171fe39 | balrog | s->timer[tm].value = value; |
269 | 74475455 | Paolo Bonzini | pxa2xx_timer_update(s, qemu_get_clock_ns(vm_clock)); |
270 | a171fe39 | balrog | break;
|
271 | a171fe39 | balrog | case OSMR11: tm ++;
|
272 | de16017d | Peter Maydell | /* fall through */
|
273 | a171fe39 | balrog | case OSMR10: tm ++;
|
274 | de16017d | Peter Maydell | /* fall through */
|
275 | a171fe39 | balrog | case OSMR9: tm ++;
|
276 | de16017d | Peter Maydell | /* fall through */
|
277 | a171fe39 | balrog | case OSMR8: tm ++;
|
278 | de16017d | Peter Maydell | /* fall through */
|
279 | a171fe39 | balrog | case OSMR7: tm ++;
|
280 | de16017d | Peter Maydell | /* fall through */
|
281 | a171fe39 | balrog | case OSMR6: tm ++;
|
282 | de16017d | Peter Maydell | /* fall through */
|
283 | a171fe39 | balrog | case OSMR5: tm ++;
|
284 | de16017d | Peter Maydell | /* fall through */
|
285 | a171fe39 | balrog | case OSMR4:
|
286 | 797e9542 | Dmitry Eremin-Solenikov | if (!pxa2xx_timer_has_tm4(s))
|
287 | a171fe39 | balrog | goto badreg;
|
288 | 3bdd58a4 | balrog | s->tm4[tm].tm.value = value; |
289 | 74475455 | Paolo Bonzini | pxa2xx_timer_update4(s, qemu_get_clock_ns(vm_clock), tm); |
290 | a171fe39 | balrog | break;
|
291 | a171fe39 | balrog | case OSCR:
|
292 | a171fe39 | balrog | s->oldclock = s->clock; |
293 | 74475455 | Paolo Bonzini | s->lastload = qemu_get_clock_ns(vm_clock); |
294 | a171fe39 | balrog | s->clock = value; |
295 | a171fe39 | balrog | pxa2xx_timer_update(s, s->lastload); |
296 | a171fe39 | balrog | break;
|
297 | a171fe39 | balrog | case OSCR11: tm ++;
|
298 | de16017d | Peter Maydell | /* fall through */
|
299 | a171fe39 | balrog | case OSCR10: tm ++;
|
300 | de16017d | Peter Maydell | /* fall through */
|
301 | a171fe39 | balrog | case OSCR9: tm ++;
|
302 | de16017d | Peter Maydell | /* fall through */
|
303 | a171fe39 | balrog | case OSCR8: tm ++;
|
304 | de16017d | Peter Maydell | /* fall through */
|
305 | a171fe39 | balrog | case OSCR7: tm ++;
|
306 | de16017d | Peter Maydell | /* fall through */
|
307 | a171fe39 | balrog | case OSCR6: tm ++;
|
308 | de16017d | Peter Maydell | /* fall through */
|
309 | a171fe39 | balrog | case OSCR5: tm ++;
|
310 | de16017d | Peter Maydell | /* fall through */
|
311 | a171fe39 | balrog | case OSCR4:
|
312 | 797e9542 | Dmitry Eremin-Solenikov | if (!pxa2xx_timer_has_tm4(s))
|
313 | a171fe39 | balrog | goto badreg;
|
314 | a171fe39 | balrog | s->tm4[tm].oldclock = s->tm4[tm].clock; |
315 | 74475455 | Paolo Bonzini | s->tm4[tm].lastload = qemu_get_clock_ns(vm_clock); |
316 | a171fe39 | balrog | s->tm4[tm].clock = value; |
317 | a171fe39 | balrog | pxa2xx_timer_update4(s, s->tm4[tm].lastload, tm); |
318 | a171fe39 | balrog | break;
|
319 | a171fe39 | balrog | case OIER:
|
320 | a171fe39 | balrog | s->irq_enabled = value & 0xfff;
|
321 | a171fe39 | balrog | break;
|
322 | a171fe39 | balrog | case OSSR: /* Status register */ |
323 | 8034ce7d | Andrzej Zaborowski | value &= s->events; |
324 | a171fe39 | balrog | s->events &= ~value; |
325 | 8034ce7d | Andrzej Zaborowski | for (i = 0; i < 4; i ++, value >>= 1) |
326 | 8034ce7d | Andrzej Zaborowski | if (value & 1) |
327 | 5251d196 | Andrzej Zaborowski | qemu_irq_lower(s->timer[i].irq); |
328 | 8034ce7d | Andrzej Zaborowski | if (pxa2xx_timer_has_tm4(s) && !(s->events & 0xff0) && value) |
329 | 8034ce7d | Andrzej Zaborowski | qemu_irq_lower(s->irq4); |
330 | a171fe39 | balrog | break;
|
331 | a171fe39 | balrog | case OWER: /* XXX: Reset on OSMR3 match? */ |
332 | a171fe39 | balrog | s->reset3 = value; |
333 | a171fe39 | balrog | break;
|
334 | a171fe39 | balrog | case OMCR7: tm ++;
|
335 | de16017d | Peter Maydell | /* fall through */
|
336 | a171fe39 | balrog | case OMCR6: tm ++;
|
337 | de16017d | Peter Maydell | /* fall through */
|
338 | a171fe39 | balrog | case OMCR5: tm ++;
|
339 | de16017d | Peter Maydell | /* fall through */
|
340 | a171fe39 | balrog | case OMCR4:
|
341 | 797e9542 | Dmitry Eremin-Solenikov | if (!pxa2xx_timer_has_tm4(s))
|
342 | a171fe39 | balrog | goto badreg;
|
343 | a171fe39 | balrog | s->tm4[tm].control = value & 0x0ff;
|
344 | a171fe39 | balrog | /* XXX Stop if running (shouldn't happen) */
|
345 | a171fe39 | balrog | if ((value & (1 << 7)) || tm == 0) |
346 | a171fe39 | balrog | s->tm4[tm].freq = pxa2xx_timer4_freq[value & 7];
|
347 | a171fe39 | balrog | else {
|
348 | a171fe39 | balrog | s->tm4[tm].freq = 0;
|
349 | 74475455 | Paolo Bonzini | pxa2xx_timer_update4(s, qemu_get_clock_ns(vm_clock), tm); |
350 | a171fe39 | balrog | } |
351 | a171fe39 | balrog | break;
|
352 | a171fe39 | balrog | case OMCR11: tm ++;
|
353 | de16017d | Peter Maydell | /* fall through */
|
354 | a171fe39 | balrog | case OMCR10: tm ++;
|
355 | de16017d | Peter Maydell | /* fall through */
|
356 | a171fe39 | balrog | case OMCR9: tm ++;
|
357 | de16017d | Peter Maydell | /* fall through */
|
358 | a171fe39 | balrog | case OMCR8: tm += 4; |
359 | 797e9542 | Dmitry Eremin-Solenikov | if (!pxa2xx_timer_has_tm4(s))
|
360 | a171fe39 | balrog | goto badreg;
|
361 | a171fe39 | balrog | s->tm4[tm].control = value & 0x3ff;
|
362 | a171fe39 | balrog | /* XXX Stop if running (shouldn't happen) */
|
363 | a171fe39 | balrog | if ((value & (1 << 7)) || !(tm & 1)) |
364 | a171fe39 | balrog | s->tm4[tm].freq = |
365 | a171fe39 | balrog | pxa2xx_timer4_freq[(value & (1 << 8)) ? 0 : (value & 7)]; |
366 | a171fe39 | balrog | else {
|
367 | a171fe39 | balrog | s->tm4[tm].freq = 0;
|
368 | 74475455 | Paolo Bonzini | pxa2xx_timer_update4(s, qemu_get_clock_ns(vm_clock), tm); |
369 | a171fe39 | balrog | } |
370 | a171fe39 | balrog | break;
|
371 | a171fe39 | balrog | default:
|
372 | a171fe39 | balrog | badreg:
|
373 | 2ac71179 | Paul Brook | hw_error("pxa2xx_timer_write: Bad offset " REG_FMT "\n", offset); |
374 | a171fe39 | balrog | } |
375 | a171fe39 | balrog | } |
376 | a171fe39 | balrog | |
377 | b755bde3 | Benoît Canet | static const MemoryRegionOps pxa2xx_timer_ops = { |
378 | b755bde3 | Benoît Canet | .read = pxa2xx_timer_read, |
379 | b755bde3 | Benoît Canet | .write = pxa2xx_timer_write, |
380 | b755bde3 | Benoît Canet | .endianness = DEVICE_NATIVE_ENDIAN, |
381 | a171fe39 | balrog | }; |
382 | a171fe39 | balrog | |
383 | a171fe39 | balrog | static void pxa2xx_timer_tick(void *opaque) |
384 | a171fe39 | balrog | { |
385 | bc24a225 | Paul Brook | PXA2xxTimer0 *t = (PXA2xxTimer0 *) opaque; |
386 | 797e9542 | Dmitry Eremin-Solenikov | PXA2xxTimerInfo *i = t->info; |
387 | a171fe39 | balrog | |
388 | a171fe39 | balrog | if (i->irq_enabled & (1 << t->num)) { |
389 | a171fe39 | balrog | i->events |= 1 << t->num;
|
390 | 5251d196 | Andrzej Zaborowski | qemu_irq_raise(t->irq); |
391 | a171fe39 | balrog | } |
392 | a171fe39 | balrog | |
393 | a171fe39 | balrog | if (t->num == 3) |
394 | a171fe39 | balrog | if (i->reset3 & 1) { |
395 | a171fe39 | balrog | i->reset3 = 0;
|
396 | 3f582262 | balrog | qemu_system_reset_request(); |
397 | a171fe39 | balrog | } |
398 | a171fe39 | balrog | } |
399 | a171fe39 | balrog | |
400 | a171fe39 | balrog | static void pxa2xx_timer_tick4(void *opaque) |
401 | a171fe39 | balrog | { |
402 | bc24a225 | Paul Brook | PXA2xxTimer4 *t = (PXA2xxTimer4 *) opaque; |
403 | d353eb43 | Dmitry Eremin-Solenikov | PXA2xxTimerInfo *i = (PXA2xxTimerInfo *) t->tm.info; |
404 | a171fe39 | balrog | |
405 | 3bdd58a4 | balrog | pxa2xx_timer_tick(&t->tm); |
406 | a171fe39 | balrog | if (t->control & (1 << 3)) |
407 | a171fe39 | balrog | t->clock = 0;
|
408 | a171fe39 | balrog | if (t->control & (1 << 6)) |
409 | 74475455 | Paolo Bonzini | pxa2xx_timer_update4(i, qemu_get_clock_ns(vm_clock), t->tm.num - 4);
|
410 | 4ff927cc | Dmitry Eremin-Solenikov | if (i->events & 0xff0) |
411 | 4ff927cc | Dmitry Eremin-Solenikov | qemu_irq_raise(i->irq4); |
412 | a171fe39 | balrog | } |
413 | a171fe39 | balrog | |
414 | 797e9542 | Dmitry Eremin-Solenikov | static int pxa25x_timer_post_load(void *opaque, int version_id) |
415 | aa941b94 | balrog | { |
416 | d353eb43 | Dmitry Eremin-Solenikov | PXA2xxTimerInfo *s = (PXA2xxTimerInfo *) opaque; |
417 | aa941b94 | balrog | int64_t now; |
418 | aa941b94 | balrog | int i;
|
419 | aa941b94 | balrog | |
420 | 74475455 | Paolo Bonzini | now = qemu_get_clock_ns(vm_clock); |
421 | aa941b94 | balrog | pxa2xx_timer_update(s, now); |
422 | aa941b94 | balrog | |
423 | 797e9542 | Dmitry Eremin-Solenikov | if (pxa2xx_timer_has_tm4(s))
|
424 | 797e9542 | Dmitry Eremin-Solenikov | for (i = 0; i < 8; i ++) |
425 | aa941b94 | balrog | pxa2xx_timer_update4(s, now, i); |
426 | aa941b94 | balrog | |
427 | aa941b94 | balrog | return 0; |
428 | aa941b94 | balrog | } |
429 | aa941b94 | balrog | |
430 | 797e9542 | Dmitry Eremin-Solenikov | static int pxa2xx_timer_init(SysBusDevice *dev) |
431 | a171fe39 | balrog | { |
432 | a171fe39 | balrog | int i;
|
433 | d353eb43 | Dmitry Eremin-Solenikov | PXA2xxTimerInfo *s; |
434 | a171fe39 | balrog | |
435 | 797e9542 | Dmitry Eremin-Solenikov | s = FROM_SYSBUS(PXA2xxTimerInfo, dev); |
436 | a171fe39 | balrog | s->irq_enabled = 0;
|
437 | a171fe39 | balrog | s->oldclock = 0;
|
438 | a171fe39 | balrog | s->clock = 0;
|
439 | 74475455 | Paolo Bonzini | s->lastload = qemu_get_clock_ns(vm_clock); |
440 | a171fe39 | balrog | s->reset3 = 0;
|
441 | a171fe39 | balrog | |
442 | a171fe39 | balrog | for (i = 0; i < 4; i ++) { |
443 | a171fe39 | balrog | s->timer[i].value = 0;
|
444 | 5251d196 | Andrzej Zaborowski | sysbus_init_irq(dev, &s->timer[i].irq); |
445 | a171fe39 | balrog | s->timer[i].info = s; |
446 | a171fe39 | balrog | s->timer[i].num = i; |
447 | 74475455 | Paolo Bonzini | s->timer[i].qtimer = qemu_new_timer_ns(vm_clock, |
448 | a171fe39 | balrog | pxa2xx_timer_tick, &s->timer[i]); |
449 | a171fe39 | balrog | } |
450 | 797e9542 | Dmitry Eremin-Solenikov | if (s->flags & (1 << PXA2XX_TIMER_HAVE_TM4)) { |
451 | 4ff927cc | Dmitry Eremin-Solenikov | sysbus_init_irq(dev, &s->irq4); |
452 | 797e9542 | Dmitry Eremin-Solenikov | |
453 | 797e9542 | Dmitry Eremin-Solenikov | for (i = 0; i < 8; i ++) { |
454 | 797e9542 | Dmitry Eremin-Solenikov | s->tm4[i].tm.value = 0;
|
455 | 797e9542 | Dmitry Eremin-Solenikov | s->tm4[i].tm.info = s; |
456 | 797e9542 | Dmitry Eremin-Solenikov | s->tm4[i].tm.num = i + 4;
|
457 | 797e9542 | Dmitry Eremin-Solenikov | s->tm4[i].freq = 0;
|
458 | 797e9542 | Dmitry Eremin-Solenikov | s->tm4[i].control = 0x0;
|
459 | 74475455 | Paolo Bonzini | s->tm4[i].tm.qtimer = qemu_new_timer_ns(vm_clock, |
460 | 797e9542 | Dmitry Eremin-Solenikov | pxa2xx_timer_tick4, &s->tm4[i]); |
461 | 797e9542 | Dmitry Eremin-Solenikov | } |
462 | 797e9542 | Dmitry Eremin-Solenikov | } |
463 | a171fe39 | balrog | |
464 | b755bde3 | Benoît Canet | memory_region_init_io(&s->iomem, &pxa2xx_timer_ops, s, |
465 | b755bde3 | Benoît Canet | "pxa2xx-timer", 0x00001000); |
466 | 750ecd44 | Avi Kivity | sysbus_init_mmio(dev, &s->iomem); |
467 | aa941b94 | balrog | |
468 | 797e9542 | Dmitry Eremin-Solenikov | return 0; |
469 | a171fe39 | balrog | } |
470 | a171fe39 | balrog | |
471 | 797e9542 | Dmitry Eremin-Solenikov | static const VMStateDescription vmstate_pxa2xx_timer0_regs = { |
472 | 797e9542 | Dmitry Eremin-Solenikov | .name = "pxa2xx_timer0",
|
473 | 8034ce7d | Andrzej Zaborowski | .version_id = 2,
|
474 | 8034ce7d | Andrzej Zaborowski | .minimum_version_id = 2,
|
475 | 8034ce7d | Andrzej Zaborowski | .minimum_version_id_old = 2,
|
476 | 797e9542 | Dmitry Eremin-Solenikov | .fields = (VMStateField[]) { |
477 | 797e9542 | Dmitry Eremin-Solenikov | VMSTATE_UINT32(value, PXA2xxTimer0), |
478 | 797e9542 | Dmitry Eremin-Solenikov | VMSTATE_END_OF_LIST(), |
479 | 797e9542 | Dmitry Eremin-Solenikov | }, |
480 | 797e9542 | Dmitry Eremin-Solenikov | }; |
481 | 797e9542 | Dmitry Eremin-Solenikov | |
482 | 797e9542 | Dmitry Eremin-Solenikov | static const VMStateDescription vmstate_pxa2xx_timer4_regs = { |
483 | 797e9542 | Dmitry Eremin-Solenikov | .name = "pxa2xx_timer4",
|
484 | 797e9542 | Dmitry Eremin-Solenikov | .version_id = 1,
|
485 | 797e9542 | Dmitry Eremin-Solenikov | .minimum_version_id = 1,
|
486 | 797e9542 | Dmitry Eremin-Solenikov | .minimum_version_id_old = 1,
|
487 | 797e9542 | Dmitry Eremin-Solenikov | .fields = (VMStateField[]) { |
488 | 797e9542 | Dmitry Eremin-Solenikov | VMSTATE_STRUCT(tm, PXA2xxTimer4, 1,
|
489 | 797e9542 | Dmitry Eremin-Solenikov | vmstate_pxa2xx_timer0_regs, PXA2xxTimer0), |
490 | 797e9542 | Dmitry Eremin-Solenikov | VMSTATE_INT32(oldclock, PXA2xxTimer4), |
491 | 797e9542 | Dmitry Eremin-Solenikov | VMSTATE_INT32(clock, PXA2xxTimer4), |
492 | 797e9542 | Dmitry Eremin-Solenikov | VMSTATE_UINT64(lastload, PXA2xxTimer4), |
493 | 797e9542 | Dmitry Eremin-Solenikov | VMSTATE_UINT32(freq, PXA2xxTimer4), |
494 | 797e9542 | Dmitry Eremin-Solenikov | VMSTATE_UINT32(control, PXA2xxTimer4), |
495 | 797e9542 | Dmitry Eremin-Solenikov | VMSTATE_END_OF_LIST(), |
496 | 797e9542 | Dmitry Eremin-Solenikov | }, |
497 | 797e9542 | Dmitry Eremin-Solenikov | }; |
498 | 797e9542 | Dmitry Eremin-Solenikov | |
499 | 797e9542 | Dmitry Eremin-Solenikov | static bool pxa2xx_timer_has_tm4_test(void *opaque, int version_id) |
500 | a171fe39 | balrog | { |
501 | 797e9542 | Dmitry Eremin-Solenikov | return pxa2xx_timer_has_tm4(opaque);
|
502 | a171fe39 | balrog | } |
503 | a171fe39 | balrog | |
504 | 797e9542 | Dmitry Eremin-Solenikov | static const VMStateDescription vmstate_pxa2xx_timer_regs = { |
505 | 797e9542 | Dmitry Eremin-Solenikov | .name = "pxa2xx_timer",
|
506 | 797e9542 | Dmitry Eremin-Solenikov | .version_id = 1,
|
507 | 797e9542 | Dmitry Eremin-Solenikov | .minimum_version_id = 1,
|
508 | 797e9542 | Dmitry Eremin-Solenikov | .minimum_version_id_old = 1,
|
509 | 797e9542 | Dmitry Eremin-Solenikov | .post_load = pxa25x_timer_post_load, |
510 | 797e9542 | Dmitry Eremin-Solenikov | .fields = (VMStateField[]) { |
511 | 797e9542 | Dmitry Eremin-Solenikov | VMSTATE_INT32(clock, PXA2xxTimerInfo), |
512 | 797e9542 | Dmitry Eremin-Solenikov | VMSTATE_INT32(oldclock, PXA2xxTimerInfo), |
513 | 797e9542 | Dmitry Eremin-Solenikov | VMSTATE_UINT64(lastload, PXA2xxTimerInfo), |
514 | 797e9542 | Dmitry Eremin-Solenikov | VMSTATE_STRUCT_ARRAY(timer, PXA2xxTimerInfo, 4, 1, |
515 | 797e9542 | Dmitry Eremin-Solenikov | vmstate_pxa2xx_timer0_regs, PXA2xxTimer0), |
516 | 797e9542 | Dmitry Eremin-Solenikov | VMSTATE_UINT32(events, PXA2xxTimerInfo), |
517 | 797e9542 | Dmitry Eremin-Solenikov | VMSTATE_UINT32(irq_enabled, PXA2xxTimerInfo), |
518 | 797e9542 | Dmitry Eremin-Solenikov | VMSTATE_UINT32(reset3, PXA2xxTimerInfo), |
519 | 797e9542 | Dmitry Eremin-Solenikov | VMSTATE_UINT32(snapshot, PXA2xxTimerInfo), |
520 | 797e9542 | Dmitry Eremin-Solenikov | VMSTATE_STRUCT_ARRAY_TEST(tm4, PXA2xxTimerInfo, 8,
|
521 | 797e9542 | Dmitry Eremin-Solenikov | pxa2xx_timer_has_tm4_test, 0,
|
522 | 797e9542 | Dmitry Eremin-Solenikov | vmstate_pxa2xx_timer4_regs, PXA2xxTimer4), |
523 | 797e9542 | Dmitry Eremin-Solenikov | VMSTATE_END_OF_LIST(), |
524 | a171fe39 | balrog | } |
525 | 797e9542 | Dmitry Eremin-Solenikov | }; |
526 | 797e9542 | Dmitry Eremin-Solenikov | |
527 | 999e12bb | Anthony Liguori | static Property pxa25x_timer_dev_properties[] = {
|
528 | 999e12bb | Anthony Liguori | DEFINE_PROP_UINT32("freq", PXA2xxTimerInfo, freq, PXA25X_FREQ),
|
529 | 999e12bb | Anthony Liguori | DEFINE_PROP_BIT("tm4", PXA2xxTimerInfo, flags,
|
530 | 999e12bb | Anthony Liguori | PXA2XX_TIMER_HAVE_TM4, false),
|
531 | 999e12bb | Anthony Liguori | DEFINE_PROP_END_OF_LIST(), |
532 | 797e9542 | Dmitry Eremin-Solenikov | }; |
533 | 797e9542 | Dmitry Eremin-Solenikov | |
534 | 999e12bb | Anthony Liguori | static void pxa25x_timer_dev_class_init(ObjectClass *klass, void *data) |
535 | 999e12bb | Anthony Liguori | { |
536 | 39bffca2 | Anthony Liguori | DeviceClass *dc = DEVICE_CLASS(klass); |
537 | 999e12bb | Anthony Liguori | SysBusDeviceClass *k = SYS_BUS_DEVICE_CLASS(klass); |
538 | 999e12bb | Anthony Liguori | |
539 | 999e12bb | Anthony Liguori | k->init = pxa2xx_timer_init; |
540 | 39bffca2 | Anthony Liguori | dc->desc = "PXA25x timer";
|
541 | 39bffca2 | Anthony Liguori | dc->vmsd = &vmstate_pxa2xx_timer_regs; |
542 | 39bffca2 | Anthony Liguori | dc->props = pxa25x_timer_dev_properties; |
543 | 999e12bb | Anthony Liguori | } |
544 | 999e12bb | Anthony Liguori | |
545 | 8c43a6f0 | Andreas Färber | static const TypeInfo pxa25x_timer_dev_info = { |
546 | 39bffca2 | Anthony Liguori | .name = "pxa25x-timer",
|
547 | 39bffca2 | Anthony Liguori | .parent = TYPE_SYS_BUS_DEVICE, |
548 | 39bffca2 | Anthony Liguori | .instance_size = sizeof(PXA2xxTimerInfo),
|
549 | 39bffca2 | Anthony Liguori | .class_init = pxa25x_timer_dev_class_init, |
550 | 999e12bb | Anthony Liguori | }; |
551 | 999e12bb | Anthony Liguori | |
552 | 999e12bb | Anthony Liguori | static Property pxa27x_timer_dev_properties[] = {
|
553 | 999e12bb | Anthony Liguori | DEFINE_PROP_UINT32("freq", PXA2xxTimerInfo, freq, PXA27X_FREQ),
|
554 | 999e12bb | Anthony Liguori | DEFINE_PROP_BIT("tm4", PXA2xxTimerInfo, flags,
|
555 | 999e12bb | Anthony Liguori | PXA2XX_TIMER_HAVE_TM4, true),
|
556 | 999e12bb | Anthony Liguori | DEFINE_PROP_END_OF_LIST(), |
557 | 999e12bb | Anthony Liguori | }; |
558 | 999e12bb | Anthony Liguori | |
559 | 999e12bb | Anthony Liguori | static void pxa27x_timer_dev_class_init(ObjectClass *klass, void *data) |
560 | 999e12bb | Anthony Liguori | { |
561 | 39bffca2 | Anthony Liguori | DeviceClass *dc = DEVICE_CLASS(klass); |
562 | 999e12bb | Anthony Liguori | SysBusDeviceClass *k = SYS_BUS_DEVICE_CLASS(klass); |
563 | 999e12bb | Anthony Liguori | |
564 | 999e12bb | Anthony Liguori | k->init = pxa2xx_timer_init; |
565 | 39bffca2 | Anthony Liguori | dc->desc = "PXA27x timer";
|
566 | 39bffca2 | Anthony Liguori | dc->vmsd = &vmstate_pxa2xx_timer_regs; |
567 | 39bffca2 | Anthony Liguori | dc->props = pxa27x_timer_dev_properties; |
568 | 999e12bb | Anthony Liguori | } |
569 | 999e12bb | Anthony Liguori | |
570 | 8c43a6f0 | Andreas Färber | static const TypeInfo pxa27x_timer_dev_info = { |
571 | 39bffca2 | Anthony Liguori | .name = "pxa27x-timer",
|
572 | 39bffca2 | Anthony Liguori | .parent = TYPE_SYS_BUS_DEVICE, |
573 | 39bffca2 | Anthony Liguori | .instance_size = sizeof(PXA2xxTimerInfo),
|
574 | 39bffca2 | Anthony Liguori | .class_init = pxa27x_timer_dev_class_init, |
575 | 797e9542 | Dmitry Eremin-Solenikov | }; |
576 | 797e9542 | Dmitry Eremin-Solenikov | |
577 | 83f7d43a | Andreas Färber | static void pxa2xx_timer_register_types(void) |
578 | 797e9542 | Dmitry Eremin-Solenikov | { |
579 | 39bffca2 | Anthony Liguori | type_register_static(&pxa25x_timer_dev_info); |
580 | 39bffca2 | Anthony Liguori | type_register_static(&pxa27x_timer_dev_info); |
581 | 83f7d43a | Andreas Färber | } |
582 | 83f7d43a | Andreas Färber | |
583 | 83f7d43a | Andreas Färber | type_init(pxa2xx_timer_register_types) |