Revision 3c4c9f9f target-ppc/exec.h

b/target-ppc/exec.h
43 43
register unsigned long T2 asm(AREG3);
44 44
#endif
45 45
/* We may, sometime, need 64 bits registers on 32 bits target */
46
#if defined(TARGET_PPC64) || defined(TARGET_PPCEMB) || (HOST_LONG_BITS == 64)
47
#define T0_64 T0
48
#define T1_64 T1
49
#define T2_64 T2
50
#else
46
#if TARGET_GPR_BITS > HOST_LONG_BITS
51 47
/* no registers can be used */
52 48
#define T0_64 (env->t0)
53 49
#define T1_64 (env->t1)
54 50
#define T2_64 (env->t2)
51
#else
52
#define T0_64 T0
53
#define T1_64 T1
54
#define T2_64 T2
55 55
#endif
56 56
/* Provision for Altivec */
57 57
#define T0_avr (env->t0_avr)

Also available in: Unified diff