Statistics
| Branch: | Revision:

root / target-ppc / machine.c @ 3c7b48b7

History | View | Annotate | Download (5.6 kB)

1 8dd3dca3 aurel32
#include "hw/hw.h"
2 8dd3dca3 aurel32
#include "hw/boards.h"
3 b0a46a33 Jan Kiszka
#include "kvm.h"
4 8dd3dca3 aurel32
5 8dd3dca3 aurel32
void cpu_save(QEMUFile *f, void *opaque)
6 8dd3dca3 aurel32
{
7 a456d59c blueswir1
    CPUState *env = (CPUState *)opaque;
8 a456d59c blueswir1
    unsigned int i, j;
9 a456d59c blueswir1
10 a456d59c blueswir1
    for (i = 0; i < 32; i++)
11 a456d59c blueswir1
        qemu_put_betls(f, &env->gpr[i]);
12 a456d59c blueswir1
#if !defined(TARGET_PPC64)
13 a456d59c blueswir1
    for (i = 0; i < 32; i++)
14 a456d59c blueswir1
        qemu_put_betls(f, &env->gprh[i]);
15 a456d59c blueswir1
#endif
16 a456d59c blueswir1
    qemu_put_betls(f, &env->lr);
17 a456d59c blueswir1
    qemu_put_betls(f, &env->ctr);
18 a456d59c blueswir1
    for (i = 0; i < 8; i++)
19 a456d59c blueswir1
        qemu_put_be32s(f, &env->crf[i]);
20 a456d59c blueswir1
    qemu_put_betls(f, &env->xer);
21 18b21a2f Nathan Froyd
    qemu_put_betls(f, &env->reserve_addr);
22 a456d59c blueswir1
    qemu_put_betls(f, &env->msr);
23 a456d59c blueswir1
    for (i = 0; i < 4; i++)
24 a456d59c blueswir1
        qemu_put_betls(f, &env->tgpr[i]);
25 a456d59c blueswir1
    for (i = 0; i < 32; i++) {
26 a456d59c blueswir1
        union {
27 a456d59c blueswir1
            float64 d;
28 a456d59c blueswir1
            uint64_t l;
29 a456d59c blueswir1
        } u;
30 a456d59c blueswir1
        u.d = env->fpr[i];
31 a456d59c blueswir1
        qemu_put_be64(f, u.l);
32 a456d59c blueswir1
    }
33 a456d59c blueswir1
    qemu_put_be32s(f, &env->fpscr);
34 a456d59c blueswir1
    qemu_put_sbe32s(f, &env->access_type);
35 a456d59c blueswir1
#if !defined(CONFIG_USER_ONLY)
36 a456d59c blueswir1
#if defined(TARGET_PPC64)
37 a456d59c blueswir1
    qemu_put_betls(f, &env->asr);
38 a456d59c blueswir1
    qemu_put_sbe32s(f, &env->slb_nr);
39 a456d59c blueswir1
#endif
40 a456d59c blueswir1
    qemu_put_betls(f, &env->sdr1);
41 a456d59c blueswir1
    for (i = 0; i < 32; i++)
42 a456d59c blueswir1
        qemu_put_betls(f, &env->sr[i]);
43 a456d59c blueswir1
    for (i = 0; i < 2; i++)
44 a456d59c blueswir1
        for (j = 0; j < 8; j++)
45 a456d59c blueswir1
            qemu_put_betls(f, &env->DBAT[i][j]);
46 a456d59c blueswir1
    for (i = 0; i < 2; i++)
47 a456d59c blueswir1
        for (j = 0; j < 8; j++)
48 a456d59c blueswir1
            qemu_put_betls(f, &env->IBAT[i][j]);
49 a456d59c blueswir1
    qemu_put_sbe32s(f, &env->nb_tlb);
50 a456d59c blueswir1
    qemu_put_sbe32s(f, &env->tlb_per_way);
51 a456d59c blueswir1
    qemu_put_sbe32s(f, &env->nb_ways);
52 a456d59c blueswir1
    qemu_put_sbe32s(f, &env->last_way);
53 a456d59c blueswir1
    qemu_put_sbe32s(f, &env->id_tlbs);
54 a456d59c blueswir1
    qemu_put_sbe32s(f, &env->nb_pids);
55 a456d59c blueswir1
    if (env->tlb) {
56 a456d59c blueswir1
        // XXX assumes 6xx
57 a456d59c blueswir1
        for (i = 0; i < env->nb_tlb; i++) {
58 a456d59c blueswir1
            qemu_put_betls(f, &env->tlb[i].tlb6.pte0);
59 a456d59c blueswir1
            qemu_put_betls(f, &env->tlb[i].tlb6.pte1);
60 a456d59c blueswir1
            qemu_put_betls(f, &env->tlb[i].tlb6.EPN);
61 a456d59c blueswir1
        }
62 a456d59c blueswir1
    }
63 a456d59c blueswir1
    for (i = 0; i < 4; i++)
64 a456d59c blueswir1
        qemu_put_betls(f, &env->pb[i]);
65 a456d59c blueswir1
#endif
66 a456d59c blueswir1
    for (i = 0; i < 1024; i++)
67 a456d59c blueswir1
        qemu_put_betls(f, &env->spr[i]);
68 a456d59c blueswir1
    qemu_put_be32s(f, &env->vscr);
69 a456d59c blueswir1
    qemu_put_be64s(f, &env->spe_acc);
70 a456d59c blueswir1
    qemu_put_be32s(f, &env->spe_fscr);
71 a456d59c blueswir1
    qemu_put_betls(f, &env->msr_mask);
72 a456d59c blueswir1
    qemu_put_be32s(f, &env->flags);
73 a456d59c blueswir1
    qemu_put_sbe32s(f, &env->error_code);
74 a456d59c blueswir1
    qemu_put_be32s(f, &env->pending_interrupts);
75 a456d59c blueswir1
#if !defined(CONFIG_USER_ONLY)
76 a456d59c blueswir1
    qemu_put_be32s(f, &env->irq_input_state);
77 a456d59c blueswir1
    for (i = 0; i < POWERPC_EXCP_NB; i++)
78 a456d59c blueswir1
        qemu_put_betls(f, &env->excp_vectors[i]);
79 a456d59c blueswir1
    qemu_put_betls(f, &env->excp_prefix);
80 fc1c67bc Blue Swirl
    qemu_put_betls(f, &env->hreset_excp_prefix);
81 a456d59c blueswir1
    qemu_put_betls(f, &env->ivor_mask);
82 a456d59c blueswir1
    qemu_put_betls(f, &env->ivpr_mask);
83 a456d59c blueswir1
    qemu_put_betls(f, &env->hreset_vector);
84 a456d59c blueswir1
#endif
85 a456d59c blueswir1
    qemu_put_betls(f, &env->nip);
86 a456d59c blueswir1
    qemu_put_betls(f, &env->hflags);
87 a456d59c blueswir1
    qemu_put_betls(f, &env->hflags_nmsr);
88 a456d59c blueswir1
    qemu_put_sbe32s(f, &env->mmu_idx);
89 a456d59c blueswir1
    qemu_put_sbe32s(f, &env->power_mode);
90 8dd3dca3 aurel32
}
91 8dd3dca3 aurel32
92 8dd3dca3 aurel32
int cpu_load(QEMUFile *f, void *opaque, int version_id)
93 8dd3dca3 aurel32
{
94 a456d59c blueswir1
    CPUState *env = (CPUState *)opaque;
95 a456d59c blueswir1
    unsigned int i, j;
96 a456d59c blueswir1
97 a456d59c blueswir1
    for (i = 0; i < 32; i++)
98 a456d59c blueswir1
        qemu_get_betls(f, &env->gpr[i]);
99 a456d59c blueswir1
#if !defined(TARGET_PPC64)
100 a456d59c blueswir1
    for (i = 0; i < 32; i++)
101 a456d59c blueswir1
        qemu_get_betls(f, &env->gprh[i]);
102 a456d59c blueswir1
#endif
103 a456d59c blueswir1
    qemu_get_betls(f, &env->lr);
104 a456d59c blueswir1
    qemu_get_betls(f, &env->ctr);
105 a456d59c blueswir1
    for (i = 0; i < 8; i++)
106 a456d59c blueswir1
        qemu_get_be32s(f, &env->crf[i]);
107 a456d59c blueswir1
    qemu_get_betls(f, &env->xer);
108 18b21a2f Nathan Froyd
    qemu_get_betls(f, &env->reserve_addr);
109 a456d59c blueswir1
    qemu_get_betls(f, &env->msr);
110 a456d59c blueswir1
    for (i = 0; i < 4; i++)
111 a456d59c blueswir1
        qemu_get_betls(f, &env->tgpr[i]);
112 a456d59c blueswir1
    for (i = 0; i < 32; i++) {
113 a456d59c blueswir1
        union {
114 a456d59c blueswir1
            float64 d;
115 a456d59c blueswir1
            uint64_t l;
116 a456d59c blueswir1
        } u;
117 a456d59c blueswir1
        u.l = qemu_get_be64(f);
118 a456d59c blueswir1
        env->fpr[i] = u.d;
119 a456d59c blueswir1
    }
120 a456d59c blueswir1
    qemu_get_be32s(f, &env->fpscr);
121 a456d59c blueswir1
    qemu_get_sbe32s(f, &env->access_type);
122 a456d59c blueswir1
#if !defined(CONFIG_USER_ONLY)
123 a456d59c blueswir1
#if defined(TARGET_PPC64)
124 a456d59c blueswir1
    qemu_get_betls(f, &env->asr);
125 a456d59c blueswir1
    qemu_get_sbe32s(f, &env->slb_nr);
126 a456d59c blueswir1
#endif
127 a456d59c blueswir1
    qemu_get_betls(f, &env->sdr1);
128 a456d59c blueswir1
    for (i = 0; i < 32; i++)
129 a456d59c blueswir1
        qemu_get_betls(f, &env->sr[i]);
130 a456d59c blueswir1
    for (i = 0; i < 2; i++)
131 a456d59c blueswir1
        for (j = 0; j < 8; j++)
132 a456d59c blueswir1
            qemu_get_betls(f, &env->DBAT[i][j]);
133 a456d59c blueswir1
    for (i = 0; i < 2; i++)
134 a456d59c blueswir1
        for (j = 0; j < 8; j++)
135 a456d59c blueswir1
            qemu_get_betls(f, &env->IBAT[i][j]);
136 a456d59c blueswir1
    qemu_get_sbe32s(f, &env->nb_tlb);
137 a456d59c blueswir1
    qemu_get_sbe32s(f, &env->tlb_per_way);
138 a456d59c blueswir1
    qemu_get_sbe32s(f, &env->nb_ways);
139 a456d59c blueswir1
    qemu_get_sbe32s(f, &env->last_way);
140 a456d59c blueswir1
    qemu_get_sbe32s(f, &env->id_tlbs);
141 a456d59c blueswir1
    qemu_get_sbe32s(f, &env->nb_pids);
142 a456d59c blueswir1
    if (env->tlb) {
143 a456d59c blueswir1
        // XXX assumes 6xx
144 a456d59c blueswir1
        for (i = 0; i < env->nb_tlb; i++) {
145 a456d59c blueswir1
            qemu_get_betls(f, &env->tlb[i].tlb6.pte0);
146 a456d59c blueswir1
            qemu_get_betls(f, &env->tlb[i].tlb6.pte1);
147 a456d59c blueswir1
            qemu_get_betls(f, &env->tlb[i].tlb6.EPN);
148 a456d59c blueswir1
        }
149 a456d59c blueswir1
    }
150 a456d59c blueswir1
    for (i = 0; i < 4; i++)
151 a456d59c blueswir1
        qemu_get_betls(f, &env->pb[i]);
152 a456d59c blueswir1
#endif
153 a456d59c blueswir1
    for (i = 0; i < 1024; i++)
154 a456d59c blueswir1
        qemu_get_betls(f, &env->spr[i]);
155 a456d59c blueswir1
    qemu_get_be32s(f, &env->vscr);
156 a456d59c blueswir1
    qemu_get_be64s(f, &env->spe_acc);
157 a456d59c blueswir1
    qemu_get_be32s(f, &env->spe_fscr);
158 a456d59c blueswir1
    qemu_get_betls(f, &env->msr_mask);
159 a456d59c blueswir1
    qemu_get_be32s(f, &env->flags);
160 a456d59c blueswir1
    qemu_get_sbe32s(f, &env->error_code);
161 a456d59c blueswir1
    qemu_get_be32s(f, &env->pending_interrupts);
162 a456d59c blueswir1
#if !defined(CONFIG_USER_ONLY)
163 a456d59c blueswir1
    qemu_get_be32s(f, &env->irq_input_state);
164 a456d59c blueswir1
    for (i = 0; i < POWERPC_EXCP_NB; i++)
165 a456d59c blueswir1
        qemu_get_betls(f, &env->excp_vectors[i]);
166 a456d59c blueswir1
    qemu_get_betls(f, &env->excp_prefix);
167 fc1c67bc Blue Swirl
    qemu_get_betls(f, &env->hreset_excp_prefix);
168 a456d59c blueswir1
    qemu_get_betls(f, &env->ivor_mask);
169 a456d59c blueswir1
    qemu_get_betls(f, &env->ivpr_mask);
170 a456d59c blueswir1
    qemu_get_betls(f, &env->hreset_vector);
171 a456d59c blueswir1
#endif
172 a456d59c blueswir1
    qemu_get_betls(f, &env->nip);
173 a456d59c blueswir1
    qemu_get_betls(f, &env->hflags);
174 a456d59c blueswir1
    qemu_get_betls(f, &env->hflags_nmsr);
175 a456d59c blueswir1
    qemu_get_sbe32s(f, &env->mmu_idx);
176 a456d59c blueswir1
    qemu_get_sbe32s(f, &env->power_mode);
177 a456d59c blueswir1
178 8dd3dca3 aurel32
    return 0;
179 8dd3dca3 aurel32
}