Revision 3c7b48b7 target-ppc/cpu.h

b/target-ppc/cpu.h
332 332
    uint64_t u64[2];
333 333
};
334 334

  
335
#if !defined(CONFIG_USER_ONLY)
335 336
/* Software TLB cache */
336 337
typedef struct ppc6xx_tlb_t ppc6xx_tlb_t;
337 338
struct ppc6xx_tlb_t {
......
354 355
    ppc6xx_tlb_t tlb6;
355 356
    ppcemb_tlb_t tlbe;
356 357
};
358
#endif
357 359

  
358 360
typedef struct ppc_slb_t ppc_slb_t;
359 361
struct ppc_slb_t {
......
699 701
    int (*osi_call)(struct CPUPPCState *env);
700 702
};
701 703

  
704
#if !defined(CONFIG_USER_ONLY)
702 705
/* Context used internally during MMU translations */
703 706
typedef struct mmu_ctx_t mmu_ctx_t;
704 707
struct mmu_ctx_t {
......
710 713
    int key;                       /* Access key                */
711 714
    int nx;                        /* Non-execute area          */
712 715
};
716
#endif
713 717

  
714 718
/*****************************************************************************/
715 719
CPUPPCState *cpu_ppc_init (const char *cpu_model);
......
724 728
int cpu_ppc_handle_mmu_fault (CPUPPCState *env, target_ulong address, int rw,
725 729
                              int mmu_idx, int is_softmmu);
726 730
#define cpu_handle_mmu_fault cpu_ppc_handle_mmu_fault
731
#if !defined(CONFIG_USER_ONLY)
727 732
int get_physical_address (CPUPPCState *env, mmu_ctx_t *ctx, target_ulong vaddr,
728 733
                          int rw, int access_type);
734
#endif
729 735
void do_interrupt (CPUPPCState *env);
730 736
void ppc_hw_interrupt (CPUPPCState *env);
731 737

  

Also available in: Unified diff