Statistics
| Branch: | Revision:

root / target-sparc / cpu.h @ 3c7b48b7

History | View | Annotate | Download (19.7 kB)

1
#ifndef CPU_SPARC_H
2
#define CPU_SPARC_H
3

    
4
#include "config.h"
5

    
6
#if !defined(TARGET_SPARC64)
7
#define TARGET_LONG_BITS 32
8
#define TARGET_FPREGS 32
9
#define TARGET_PAGE_BITS 12 /* 4k */
10
#define TARGET_PHYS_ADDR_SPACE_BITS 41
11
# ifdef TARGET_ABI32
12
#  define TARGET_VIRT_ADDR_SPACE_BITS 32
13
# else
14
#  define TARGET_VIRT_ADDR_SPACE_BITS 44
15
# endif
16
#else
17
#define TARGET_LONG_BITS 64
18
#define TARGET_FPREGS 64
19
#define TARGET_PAGE_BITS 13 /* 8k */
20
#define TARGET_PHYS_ADDR_SPACE_BITS 36
21
#define TARGET_VIRT_ADDR_SPACE_BITS 32
22
#endif
23

    
24
#define CPUState struct CPUSPARCState
25

    
26
#include "cpu-defs.h"
27

    
28
#include "softfloat.h"
29

    
30
#define TARGET_HAS_ICE 1
31

    
32
#if !defined(TARGET_SPARC64)
33
#define ELF_MACHINE     EM_SPARC
34
#else
35
#define ELF_MACHINE     EM_SPARCV9
36
#endif
37

    
38
/*#define EXCP_INTERRUPT 0x100*/
39

    
40
/* trap definitions */
41
#ifndef TARGET_SPARC64
42
#define TT_TFAULT   0x01
43
#define TT_ILL_INSN 0x02
44
#define TT_PRIV_INSN 0x03
45
#define TT_NFPU_INSN 0x04
46
#define TT_WIN_OVF  0x05
47
#define TT_WIN_UNF  0x06
48
#define TT_UNALIGNED 0x07
49
#define TT_FP_EXCP  0x08
50
#define TT_DFAULT   0x09
51
#define TT_TOVF     0x0a
52
#define TT_EXTINT   0x10
53
#define TT_CODE_ACCESS 0x21
54
#define TT_UNIMP_FLUSH 0x25
55
#define TT_DATA_ACCESS 0x29
56
#define TT_DIV_ZERO 0x2a
57
#define TT_NCP_INSN 0x24
58
#define TT_TRAP     0x80
59
#else
60
#define TT_POWER_ON_RESET 0x01
61
#define TT_TFAULT   0x08
62
#define TT_CODE_ACCESS 0x0a
63
#define TT_ILL_INSN 0x10
64
#define TT_UNIMP_FLUSH TT_ILL_INSN
65
#define TT_PRIV_INSN 0x11
66
#define TT_NFPU_INSN 0x20
67
#define TT_FP_EXCP  0x21
68
#define TT_TOVF     0x23
69
#define TT_CLRWIN   0x24
70
#define TT_DIV_ZERO 0x28
71
#define TT_DFAULT   0x30
72
#define TT_DATA_ACCESS 0x32
73
#define TT_UNALIGNED 0x34
74
#define TT_PRIV_ACT 0x37
75
#define TT_EXTINT   0x40
76
#define TT_IVEC     0x60
77
#define TT_TMISS    0x64
78
#define TT_DMISS    0x68
79
#define TT_DPROT    0x6c
80
#define TT_SPILL    0x80
81
#define TT_FILL     0xc0
82
#define TT_WOTHER   0x10
83
#define TT_TRAP     0x100
84
#endif
85

    
86
#define PSR_NEG_SHIFT 23
87
#define PSR_NEG   (1 << PSR_NEG_SHIFT)
88
#define PSR_ZERO_SHIFT 22
89
#define PSR_ZERO  (1 << PSR_ZERO_SHIFT)
90
#define PSR_OVF_SHIFT 21
91
#define PSR_OVF   (1 << PSR_OVF_SHIFT)
92
#define PSR_CARRY_SHIFT 20
93
#define PSR_CARRY (1 << PSR_CARRY_SHIFT)
94
#define PSR_ICC   (PSR_NEG|PSR_ZERO|PSR_OVF|PSR_CARRY)
95
#define PSR_EF    (1<<12)
96
#define PSR_PIL   0xf00
97
#define PSR_S     (1<<7)
98
#define PSR_PS    (1<<6)
99
#define PSR_ET    (1<<5)
100
#define PSR_CWP   0x1f
101

    
102
#define CC_SRC (env->cc_src)
103
#define CC_SRC2 (env->cc_src2)
104
#define CC_DST (env->cc_dst)
105
#define CC_OP  (env->cc_op)
106

    
107
enum {
108
    CC_OP_DYNAMIC, /* must use dynamic code to get cc_op */
109
    CC_OP_FLAGS,   /* all cc are back in status register */
110
    CC_OP_DIV,     /* modify N, Z and V, C = 0*/
111
    CC_OP_ADD,     /* modify all flags, CC_DST = res, CC_SRC = src1 */
112
    CC_OP_ADDX,    /* modify all flags, CC_DST = res, CC_SRC = src1 */
113
    CC_OP_TADD,    /* modify all flags, CC_DST = res, CC_SRC = src1 */
114
    CC_OP_TADDTV,  /* modify all flags except V, CC_DST = res, CC_SRC = src1 */
115
    CC_OP_SUB,     /* modify all flags, CC_DST = res, CC_SRC = src1 */
116
    CC_OP_SUBX,    /* modify all flags, CC_DST = res, CC_SRC = src1 */
117
    CC_OP_TSUB,    /* modify all flags, CC_DST = res, CC_SRC = src1 */
118
    CC_OP_TSUBTV,  /* modify all flags except V, CC_DST = res, CC_SRC = src1 */
119
    CC_OP_LOGIC,   /* modify N and Z, C = V = 0, CC_DST = res */
120
    CC_OP_NB,
121
};
122

    
123
/* Trap base register */
124
#define TBR_BASE_MASK 0xfffff000
125

    
126
#if defined(TARGET_SPARC64)
127
#define PS_TCT   (1<<12) /* UA2007, impl.dep. trap on control transfer */
128
#define PS_IG    (1<<11) /* v9, zero on UA2007 */
129
#define PS_MG    (1<<10) /* v9, zero on UA2007 */
130
#define PS_CLE   (1<<9) /* UA2007 */
131
#define PS_TLE   (1<<8) /* UA2007 */
132
#define PS_RMO   (1<<7)
133
#define PS_RED   (1<<5) /* v9, zero on UA2007 */
134
#define PS_PEF   (1<<4) /* enable fpu */
135
#define PS_AM    (1<<3) /* address mask */
136
#define PS_PRIV  (1<<2)
137
#define PS_IE    (1<<1)
138
#define PS_AG    (1<<0) /* v9, zero on UA2007 */
139

    
140
#define FPRS_FEF (1<<2)
141

    
142
#define HS_PRIV  (1<<2)
143
#endif
144

    
145
/* Fcc */
146
#define FSR_RD1        (1ULL << 31)
147
#define FSR_RD0        (1ULL << 30)
148
#define FSR_RD_MASK    (FSR_RD1 | FSR_RD0)
149
#define FSR_RD_NEAREST 0
150
#define FSR_RD_ZERO    FSR_RD0
151
#define FSR_RD_POS     FSR_RD1
152
#define FSR_RD_NEG     (FSR_RD1 | FSR_RD0)
153

    
154
#define FSR_NVM   (1ULL << 27)
155
#define FSR_OFM   (1ULL << 26)
156
#define FSR_UFM   (1ULL << 25)
157
#define FSR_DZM   (1ULL << 24)
158
#define FSR_NXM   (1ULL << 23)
159
#define FSR_TEM_MASK (FSR_NVM | FSR_OFM | FSR_UFM | FSR_DZM | FSR_NXM)
160

    
161
#define FSR_NVA   (1ULL << 9)
162
#define FSR_OFA   (1ULL << 8)
163
#define FSR_UFA   (1ULL << 7)
164
#define FSR_DZA   (1ULL << 6)
165
#define FSR_NXA   (1ULL << 5)
166
#define FSR_AEXC_MASK (FSR_NVA | FSR_OFA | FSR_UFA | FSR_DZA | FSR_NXA)
167

    
168
#define FSR_NVC   (1ULL << 4)
169
#define FSR_OFC   (1ULL << 3)
170
#define FSR_UFC   (1ULL << 2)
171
#define FSR_DZC   (1ULL << 1)
172
#define FSR_NXC   (1ULL << 0)
173
#define FSR_CEXC_MASK (FSR_NVC | FSR_OFC | FSR_UFC | FSR_DZC | FSR_NXC)
174

    
175
#define FSR_FTT2   (1ULL << 16)
176
#define FSR_FTT1   (1ULL << 15)
177
#define FSR_FTT0   (1ULL << 14)
178
//gcc warns about constant overflow for ~FSR_FTT_MASK
179
//#define FSR_FTT_MASK (FSR_FTT2 | FSR_FTT1 | FSR_FTT0)
180
#ifdef TARGET_SPARC64
181
#define FSR_FTT_NMASK      0xfffffffffffe3fffULL
182
#define FSR_FTT_CEXC_NMASK 0xfffffffffffe3fe0ULL
183
#define FSR_LDFSR_OLDMASK  0x0000003f000fc000ULL
184
#define FSR_LDXFSR_MASK    0x0000003fcfc00fffULL
185
#define FSR_LDXFSR_OLDMASK 0x00000000000fc000ULL
186
#else
187
#define FSR_FTT_NMASK      0xfffe3fffULL
188
#define FSR_FTT_CEXC_NMASK 0xfffe3fe0ULL
189
#define FSR_LDFSR_OLDMASK  0x000fc000ULL
190
#endif
191
#define FSR_LDFSR_MASK     0xcfc00fffULL
192
#define FSR_FTT_IEEE_EXCP (1ULL << 14)
193
#define FSR_FTT_UNIMPFPOP (3ULL << 14)
194
#define FSR_FTT_SEQ_ERROR (4ULL << 14)
195
#define FSR_FTT_INVAL_FPR (6ULL << 14)
196

    
197
#define FSR_FCC1_SHIFT 11
198
#define FSR_FCC1  (1ULL << FSR_FCC1_SHIFT)
199
#define FSR_FCC0_SHIFT 10
200
#define FSR_FCC0  (1ULL << FSR_FCC0_SHIFT)
201

    
202
/* MMU */
203
#define MMU_E     (1<<0)
204
#define MMU_NF    (1<<1)
205

    
206
#define PTE_ENTRYTYPE_MASK 3
207
#define PTE_ACCESS_MASK    0x1c
208
#define PTE_ACCESS_SHIFT   2
209
#define PTE_PPN_SHIFT      7
210
#define PTE_ADDR_MASK      0xffffff00
211

    
212
#define PG_ACCESSED_BIT 5
213
#define PG_MODIFIED_BIT 6
214
#define PG_CACHE_BIT    7
215

    
216
#define PG_ACCESSED_MASK (1 << PG_ACCESSED_BIT)
217
#define PG_MODIFIED_MASK (1 << PG_MODIFIED_BIT)
218
#define PG_CACHE_MASK    (1 << PG_CACHE_BIT)
219

    
220
/* 3 <= NWINDOWS <= 32. */
221
#define MIN_NWINDOWS 3
222
#define MAX_NWINDOWS 32
223

    
224
#if !defined(TARGET_SPARC64)
225
#define NB_MMU_MODES 2
226
#else
227
#define NB_MMU_MODES 3
228
typedef struct trap_state {
229
    uint64_t tpc;
230
    uint64_t tnpc;
231
    uint64_t tstate;
232
    uint32_t tt;
233
} trap_state;
234
#endif
235

    
236
typedef struct sparc_def_t {
237
    const char *name;
238
    target_ulong iu_version;
239
    uint32_t fpu_version;
240
    uint32_t mmu_version;
241
    uint32_t mmu_bm;
242
    uint32_t mmu_ctpr_mask;
243
    uint32_t mmu_cxr_mask;
244
    uint32_t mmu_sfsr_mask;
245
    uint32_t mmu_trcr_mask;
246
    uint32_t mxcc_version;
247
    uint32_t features;
248
    uint32_t nwindows;
249
    uint32_t maxtl;
250
} sparc_def_t;
251

    
252
#define CPU_FEATURE_FLOAT    (1 << 0)
253
#define CPU_FEATURE_FLOAT128 (1 << 1)
254
#define CPU_FEATURE_SWAP     (1 << 2)
255
#define CPU_FEATURE_MUL      (1 << 3)
256
#define CPU_FEATURE_DIV      (1 << 4)
257
#define CPU_FEATURE_FLUSH    (1 << 5)
258
#define CPU_FEATURE_FSQRT    (1 << 6)
259
#define CPU_FEATURE_FMUL     (1 << 7)
260
#define CPU_FEATURE_VIS1     (1 << 8)
261
#define CPU_FEATURE_VIS2     (1 << 9)
262
#define CPU_FEATURE_FSMULD   (1 << 10)
263
#define CPU_FEATURE_HYPV     (1 << 11)
264
#define CPU_FEATURE_CMT      (1 << 12)
265
#define CPU_FEATURE_GL       (1 << 13)
266
#ifndef TARGET_SPARC64
267
#define CPU_DEFAULT_FEATURES (CPU_FEATURE_FLOAT | CPU_FEATURE_SWAP |  \
268
                              CPU_FEATURE_MUL | CPU_FEATURE_DIV |     \
269
                              CPU_FEATURE_FLUSH | CPU_FEATURE_FSQRT | \
270
                              CPU_FEATURE_FMUL | CPU_FEATURE_FSMULD)
271
#else
272
#define CPU_DEFAULT_FEATURES (CPU_FEATURE_FLOAT | CPU_FEATURE_SWAP |  \
273
                              CPU_FEATURE_MUL | CPU_FEATURE_DIV |     \
274
                              CPU_FEATURE_FLUSH | CPU_FEATURE_FSQRT | \
275
                              CPU_FEATURE_FMUL | CPU_FEATURE_VIS1 |   \
276
                              CPU_FEATURE_VIS2 | CPU_FEATURE_FSMULD)
277
enum {
278
    mmu_us_12, // Ultrasparc < III (64 entry TLB)
279
    mmu_us_3,  // Ultrasparc III (512 entry TLB)
280
    mmu_us_4,  // Ultrasparc IV (several TLBs, 32 and 256MB pages)
281
    mmu_sun4v, // T1, T2
282
};
283
#endif
284

    
285
#define TTE_VALID_BIT       (1ULL << 63)
286
#define TTE_USED_BIT        (1ULL << 41)
287
#define TTE_LOCKED_BIT      (1ULL <<  6)
288
#define TTE_GLOBAL_BIT      (1ULL <<  0)
289

    
290
#define TTE_IS_VALID(tte)   ((tte) & TTE_VALID_BIT)
291
#define TTE_IS_USED(tte)    ((tte) & TTE_USED_BIT)
292
#define TTE_IS_LOCKED(tte)  ((tte) & TTE_LOCKED_BIT)
293
#define TTE_IS_GLOBAL(tte)  ((tte) & TTE_GLOBAL_BIT)
294

    
295
#define TTE_SET_USED(tte)   ((tte) |= TTE_USED_BIT)
296
#define TTE_SET_UNUSED(tte) ((tte) &= ~TTE_USED_BIT)
297

    
298
typedef struct SparcTLBEntry {
299
    uint64_t tag;
300
    uint64_t tte;
301
} SparcTLBEntry;
302

    
303
struct CPUTimer
304
{
305
    const char *name;
306
    uint32_t    frequency;
307
    uint32_t    disabled;
308
    uint64_t    disabled_mask;
309
    int64_t     clock_offset;
310
    struct QEMUTimer  *qtimer;
311
};
312

    
313
typedef struct CPUTimer CPUTimer;
314

    
315
struct QEMUFile;
316
void cpu_put_timer(struct QEMUFile *f, CPUTimer *s);
317
void cpu_get_timer(struct QEMUFile *f, CPUTimer *s);
318

    
319
typedef struct CPUSPARCState {
320
    target_ulong gregs[8]; /* general registers */
321
    target_ulong *regwptr; /* pointer to current register window */
322
    target_ulong pc;       /* program counter */
323
    target_ulong npc;      /* next program counter */
324
    target_ulong y;        /* multiply/divide register */
325

    
326
    /* emulator internal flags handling */
327
    target_ulong cc_src, cc_src2;
328
    target_ulong cc_dst;
329
    uint32_t cc_op;
330

    
331
    target_ulong t0, t1; /* temporaries live across basic blocks */
332
    target_ulong cond; /* conditional branch result (XXX: save it in a
333
                          temporary register when possible) */
334

    
335
    uint32_t psr;      /* processor state register */
336
    target_ulong fsr;      /* FPU state register */
337
    float32 fpr[TARGET_FPREGS];  /* floating point registers */
338
    uint32_t cwp;      /* index of current register window (extracted
339
                          from PSR) */
340
#if !defined(TARGET_SPARC64) || defined(TARGET_ABI32)
341
    uint32_t wim;      /* window invalid mask */
342
#endif
343
    target_ulong tbr;  /* trap base register */
344
    int      psrs;     /* supervisor mode (extracted from PSR) */
345
    int      psrps;    /* previous supervisor mode */
346
#if !defined(TARGET_SPARC64)
347
    int      psret;    /* enable traps */
348
#endif
349
    uint32_t psrpil;   /* interrupt blocking level */
350
    uint32_t pil_in;   /* incoming interrupt level bitmap */
351
    int      psref;    /* enable fpu */
352
    target_ulong version;
353
    int interrupt_index;
354
    uint32_t nwindows;
355
    /* NOTE: we allow 8 more registers to handle wrapping */
356
    target_ulong regbase[MAX_NWINDOWS * 16 + 8];
357

    
358
    CPU_COMMON
359

    
360
    /* MMU regs */
361
#if defined(TARGET_SPARC64)
362
    uint64_t lsu;
363
#define DMMU_E 0x8
364
#define IMMU_E 0x4
365
    //typedef struct SparcMMU
366
    union {
367
        uint64_t immuregs[16];
368
        struct {
369
            uint64_t tsb_tag_target;
370
            uint64_t unused_mmu_primary_context;   // use DMMU
371
            uint64_t unused_mmu_secondary_context; // use DMMU
372
            uint64_t sfsr;
373
            uint64_t sfar;
374
            uint64_t tsb;
375
            uint64_t tag_access;
376
        } immu;
377
    };
378
    union {
379
        uint64_t dmmuregs[16];
380
        struct {
381
            uint64_t tsb_tag_target;
382
            uint64_t mmu_primary_context;
383
            uint64_t mmu_secondary_context;
384
            uint64_t sfsr;
385
            uint64_t sfar;
386
            uint64_t tsb;
387
            uint64_t tag_access;
388
        } dmmu;
389
    };
390
    SparcTLBEntry itlb[64];
391
    SparcTLBEntry dtlb[64];
392
    uint32_t mmu_version;
393
#else
394
    uint32_t mmuregs[32];
395
    uint64_t mxccdata[4];
396
    uint64_t mxccregs[8];
397
    uint64_t mmubpregs[4];
398
    uint64_t prom_addr;
399
#endif
400
    /* temporary float registers */
401
    float64 dt0, dt1;
402
    float128 qt0, qt1;
403
    float_status fp_status;
404
#if defined(TARGET_SPARC64)
405
#define MAXTL_MAX 8
406
#define MAXTL_MASK (MAXTL_MAX - 1)
407
    trap_state ts[MAXTL_MAX];
408
    uint32_t xcc;               /* Extended integer condition codes */
409
    uint32_t asi;
410
    uint32_t pstate;
411
    uint32_t tl;
412
    uint32_t maxtl;
413
    uint32_t cansave, canrestore, otherwin, wstate, cleanwin;
414
    uint64_t agregs[8]; /* alternate general registers */
415
    uint64_t bgregs[8]; /* backup for normal global registers */
416
    uint64_t igregs[8]; /* interrupt general registers */
417
    uint64_t mgregs[8]; /* mmu general registers */
418
    uint64_t fprs;
419
    uint64_t tick_cmpr, stick_cmpr;
420
    CPUTimer *tick, *stick;
421
#define TICK_NPT_MASK        0x8000000000000000ULL
422
#define TICK_INT_DIS         0x8000000000000000ULL
423
    uint64_t gsr;
424
    uint32_t gl; // UA2005
425
    /* UA 2005 hyperprivileged registers */
426
    uint64_t hpstate, htstate[MAXTL_MAX], hintp, htba, hver, hstick_cmpr, ssr;
427
    CPUTimer *hstick; // UA 2005
428
    uint32_t softint;
429
#define SOFTINT_TIMER   1
430
#define SOFTINT_STIMER  (1 << 16)
431
#define SOFTINT_INTRMASK (0xFFFE)
432
#define SOFTINT_REG_MASK (SOFTINT_STIMER|SOFTINT_INTRMASK|SOFTINT_TIMER)
433
#endif
434
    sparc_def_t *def;
435
} CPUSPARCState;
436

    
437
/* helper.c */
438
CPUSPARCState *cpu_sparc_init(const char *cpu_model);
439
void cpu_sparc_set_id(CPUSPARCState *env, unsigned int cpu);
440
void sparc_cpu_list (FILE *f, int (*cpu_fprintf)(FILE *f, const char *fmt,
441
                                                 ...));
442
void cpu_lock(void);
443
void cpu_unlock(void);
444
int cpu_sparc_handle_mmu_fault(CPUSPARCState *env1, target_ulong address, int rw,
445
                               int mmu_idx, int is_softmmu);
446
#define cpu_handle_mmu_fault cpu_sparc_handle_mmu_fault
447
target_ulong mmu_probe(CPUSPARCState *env, target_ulong address, int mmulev);
448
void dump_mmu(CPUSPARCState *env);
449

    
450
/* translate.c */
451
void gen_intermediate_code_init(CPUSPARCState *env);
452

    
453
/* cpu-exec.c */
454
int cpu_sparc_exec(CPUSPARCState *s);
455

    
456
#if !defined (TARGET_SPARC64)
457
#define GET_PSR(env) (env->version | (env->psr & PSR_ICC) |             \
458
                      (env->psref? PSR_EF : 0) |                        \
459
                      (env->psrpil << 8) |                              \
460
                      (env->psrs? PSR_S : 0) |                          \
461
                      (env->psrps? PSR_PS : 0) |                        \
462
                      (env->psret? PSR_ET : 0) | env->cwp)
463
#else
464
#define GET_PSR(env) (env->version | (env->psr & PSR_ICC) |             \
465
                      (env->psref? PSR_EF : 0) |                        \
466
                      (env->psrpil << 8) |                              \
467
                      (env->psrs? PSR_S : 0) |                          \
468
                      (env->psrps? PSR_PS : 0) |                        \
469
                      env->cwp)
470
#endif
471

    
472
#ifndef NO_CPU_IO_DEFS
473

    
474
static inline int cpu_cwp_inc(CPUSPARCState *env1, int cwp)
475
{
476
    if (unlikely(cwp >= env1->nwindows))
477
        cwp -= env1->nwindows;
478
    return cwp;
479
}
480

    
481
static inline int cpu_cwp_dec(CPUSPARCState *env1, int cwp)
482
{
483
    if (unlikely(cwp < 0))
484
        cwp += env1->nwindows;
485
    return cwp;
486
}
487
#endif
488

    
489
static inline void memcpy32(target_ulong *dst, const target_ulong *src)
490
{
491
    dst[0] = src[0];
492
    dst[1] = src[1];
493
    dst[2] = src[2];
494
    dst[3] = src[3];
495
    dst[4] = src[4];
496
    dst[5] = src[5];
497
    dst[6] = src[6];
498
    dst[7] = src[7];
499
}
500

    
501
static inline void cpu_set_cwp(CPUSPARCState *env1, int new_cwp)
502
{
503
    /* put the modified wrap registers at their proper location */
504
    if (env1->cwp == env1->nwindows - 1)
505
        memcpy32(env1->regbase, env1->regbase + env1->nwindows * 16);
506
    env1->cwp = new_cwp;
507
    /* put the wrap registers at their temporary location */
508
    if (new_cwp == env1->nwindows - 1)
509
        memcpy32(env1->regbase + env1->nwindows * 16, env1->regbase);
510
    env1->regwptr = env1->regbase + (new_cwp * 16);
511
}
512

    
513
/* sun4m.c, sun4u.c */
514
void cpu_check_irqs(CPUSPARCState *env);
515

    
516
static inline void PUT_PSR(CPUSPARCState *env1, target_ulong val)
517
{
518
    env1->psr = val & PSR_ICC;
519
    env1->psref = (val & PSR_EF)? 1 : 0;
520
    env1->psrpil = (val & PSR_PIL) >> 8;
521
#if ((!defined (TARGET_SPARC64)) && !defined(CONFIG_USER_ONLY))
522
    cpu_check_irqs(env1);
523
#endif
524
    env1->psrs = (val & PSR_S)? 1 : 0;
525
    env1->psrps = (val & PSR_PS)? 1 : 0;
526
#if !defined (TARGET_SPARC64)
527
    env1->psret = (val & PSR_ET)? 1 : 0;
528
#endif
529
    cpu_set_cwp(env1, val & PSR_CWP);
530
    env1->cc_op = CC_OP_FLAGS;
531
}
532

    
533
#ifdef TARGET_SPARC64
534
#define GET_CCR(env) (((env->xcc >> 20) << 4) | ((env->psr & PSR_ICC) >> 20))
535
#define PUT_CCR(env, val) do { int _tmp = val;                          \
536
        env->xcc = (_tmp >> 4) << 20;                                   \
537
        env->psr = (_tmp & 0xf) << 20;                                  \
538
        CC_OP = CC_OP_FLAGS;                                            \
539
    } while (0)
540
#define GET_CWP64(env) (env->nwindows - 1 - (env)->cwp)
541

    
542
#ifndef NO_CPU_IO_DEFS
543
static inline void PUT_CWP64(CPUSPARCState *env1, int cwp)
544
{
545
    if (unlikely(cwp >= env1->nwindows || cwp < 0))
546
        cwp %= env1->nwindows;
547
    cpu_set_cwp(env1, env1->nwindows - 1 - cwp);
548
}
549
#endif
550
#endif
551

    
552
/* cpu-exec.c */
553
#if !defined(CONFIG_USER_ONLY)
554
void do_unassigned_access(target_phys_addr_t addr, int is_write, int is_exec,
555
                          int is_asi, int size);
556
#endif
557
int cpu_sparc_signal_handler(int host_signum, void *pinfo, void *puc);
558

    
559
#define cpu_init cpu_sparc_init
560
#define cpu_exec cpu_sparc_exec
561
#define cpu_gen_code cpu_sparc_gen_code
562
#define cpu_signal_handler cpu_sparc_signal_handler
563
#define cpu_list sparc_cpu_list
564

    
565
#define CPU_SAVE_VERSION 6
566

    
567
/* MMU modes definitions */
568
#define MMU_MODE0_SUFFIX _user
569
#define MMU_MODE1_SUFFIX _kernel
570
#ifdef TARGET_SPARC64
571
#define MMU_MODE2_SUFFIX _hypv
572
#endif
573
#define MMU_USER_IDX   0
574
#define MMU_KERNEL_IDX 1
575
#define MMU_HYPV_IDX   2
576

    
577
static inline int cpu_mmu_index(CPUState *env1)
578
{
579
#if defined(CONFIG_USER_ONLY)
580
    return MMU_USER_IDX;
581
#elif !defined(TARGET_SPARC64)
582
    return env1->psrs;
583
#else
584
    if (!env1->psrs)
585
        return MMU_USER_IDX;
586
    else if ((env1->hpstate & HS_PRIV) == 0)
587
        return MMU_KERNEL_IDX;
588
    else
589
        return MMU_HYPV_IDX;
590
#endif
591
}
592

    
593
static inline int cpu_interrupts_enabled(CPUState *env1)
594
{
595
#if !defined (TARGET_SPARC64)
596
    if (env1->psret != 0)
597
        return 1;
598
#else
599
    if (env1->pstate & PS_IE)
600
        return 1;
601
#endif
602

    
603
    return 0;
604
}
605

    
606
static inline int cpu_pil_allowed(CPUState *env1, int pil)
607
{
608
#if !defined(TARGET_SPARC64)
609
    /* level 15 is non-maskable on sparc v8 */
610
    return pil == 15 || pil > env1->psrpil;
611
#else
612
    return pil > env1->psrpil;
613
#endif
614
}
615

    
616
static inline int cpu_fpu_enabled(CPUState *env1)
617
{
618
#if defined(CONFIG_USER_ONLY)
619
    return 1;
620
#elif !defined(TARGET_SPARC64)
621
    return env1->psref;
622
#else
623
    return ((env1->pstate & PS_PEF) != 0) && ((env1->fprs & FPRS_FEF) != 0);
624
#endif
625
}
626

    
627
#if defined(CONFIG_USER_ONLY)
628
static inline void cpu_clone_regs(CPUState *env, target_ulong newsp)
629
{
630
    if (newsp)
631
        env->regwptr[22] = newsp;
632
    env->regwptr[0] = 0;
633
    /* FIXME: Do we also need to clear CF?  */
634
    /* XXXXX */
635
    printf ("HELPME: %s:%d\n", __FILE__, __LINE__);
636
}
637
#endif
638

    
639
#include "cpu-all.h"
640
#include "exec-all.h"
641

    
642
#ifdef TARGET_SPARC64
643
/* sun4u.c */
644
void cpu_tick_set_count(CPUTimer *timer, uint64_t count);
645
uint64_t cpu_tick_get_count(CPUTimer *timer);
646
void cpu_tick_set_limit(CPUTimer *timer, uint64_t limit);
647
trap_state* cpu_tsptr(CPUState* env);
648
#endif
649

    
650
static inline void cpu_pc_from_tb(CPUState *env, TranslationBlock *tb)
651
{
652
    env->pc = tb->pc;
653
    env->npc = tb->cs_base;
654
}
655

    
656
static inline void cpu_get_tb_cpu_state(CPUState *env, target_ulong *pc,
657
                                        target_ulong *cs_base, int *flags)
658
{
659
    *pc = env->pc;
660
    *cs_base = env->npc;
661
#ifdef TARGET_SPARC64
662
    // AM . Combined FPU enable bits . PRIV . DMMU enabled . IMMU enabled
663
    *flags = ((env->pstate & PS_AM) << 2)
664
        | (((env->pstate & PS_PEF) >> 1) | ((env->fprs & FPRS_FEF) << 2))
665
        | (env->pstate & PS_PRIV) | ((env->lsu & (DMMU_E | IMMU_E)) >> 2);
666
#else
667
    // FPU enable . Supervisor
668
    *flags = (env->psref << 4) | env->psrs;
669
#endif
670
}
671

    
672
#endif