Archipelago » qemu

/*

 * Intel XScale PXA255/270 processor support.

 *

 * Copyright (c) 2006 Openedhand Ltd.

 * Written by Andrzej Zaborowski <balrog@zabor.org>

 *

 * This code is licenced under the GNU GPL v2.

 */

#ifndef PXA_H

# define PXA_H                        "pxa.h"

/* Interrupt numbers */

# define PXA2XX_PIC_SSP3        0

# define PXA2XX_PIC_USBH2        2

# define PXA2XX_PIC_USBH1        3

# define PXA2XX_PIC_PWRI2C        6

# define PXA25X_PIC_HWUART        7

# define PXA27X_PIC_OST_4_11        7

# define PXA2XX_PIC_GPIO_0        8

# define PXA2XX_PIC_GPIO_1        9

# define PXA2XX_PIC_GPIO_X        10

# define PXA2XX_PIC_I2S         13

# define PXA26X_PIC_ASSP        15

# define PXA25X_PIC_NSSP        16

# define PXA27X_PIC_SSP2        16

# define PXA2XX_PIC_LCD                17

# define PXA2XX_PIC_I2C                18

# define PXA2XX_PIC_ICP                19

# define PXA2XX_PIC_STUART        20

# define PXA2XX_PIC_BTUART        21

# define PXA2XX_PIC_FFUART        22

# define PXA2XX_PIC_MMC                23

# define PXA2XX_PIC_SSP                24

# define PXA2XX_PIC_DMA                25

# define PXA2XX_PIC_OST_0        26

# define PXA2XX_PIC_RTC1HZ        30

# define PXA2XX_PIC_RTCALARM        31

/* DMA requests */

# define PXA2XX_RX_RQ_I2S        2

# define PXA2XX_TX_RQ_I2S        3

# define PXA2XX_RX_RQ_BTUART        4

# define PXA2XX_TX_RQ_BTUART        5

# define PXA2XX_RX_RQ_FFUART        6

# define PXA2XX_TX_RQ_FFUART        7

# define PXA2XX_RX_RQ_SSP1        13

# define PXA2XX_TX_RQ_SSP1        14

# define PXA2XX_RX_RQ_SSP2        15

# define PXA2XX_TX_RQ_SSP2        16

# define PXA2XX_RX_RQ_ICP        17

# define PXA2XX_TX_RQ_ICP        18

# define PXA2XX_RX_RQ_STUART        19

# define PXA2XX_TX_RQ_STUART        20

# define PXA2XX_RX_RQ_MMCI        21

# define PXA2XX_TX_RQ_MMCI        22

# define PXA2XX_USB_RQ(x)        ((x) + 24)

# define PXA2XX_RX_RQ_SSP3        66

# define PXA2XX_TX_RQ_SSP3        67

# define PXA2XX_SDRAM_BASE        0xa0000000

# define PXA2XX_INTERNAL_BASE        0x5c000000

# define PXA2XX_INTERNAL_SIZE        0x40000

/* pxa2xx_pic.c */

qemu_irq *pxa2xx_pic_init(target_phys_addr_t base, CPUState *env);

/* pxa2xx_timer.c */

void pxa25x_timer_init(target_phys_addr_t base, qemu_irq *irqs);

void pxa27x_timer_init(target_phys_addr_t base, qemu_irq *irqs, qemu_irq irq4);

/* pxa2xx_gpio.c */

struct pxa2xx_gpio_info_s;

struct pxa2xx_gpio_info_s *pxa2xx_gpio_init(target_phys_addr_t base,

                CPUState *env, qemu_irq *pic, int lines);

void pxa2xx_gpio_set(struct pxa2xx_gpio_info_s *s, int line, int level);

void pxa2xx_gpio_handler_set(struct pxa2xx_gpio_info_s *s, int line,

                gpio_handler_t handler, void *opaque);

void pxa2xx_gpio_read_notifier(struct pxa2xx_gpio_info_s *s,

                void (*handler)(void *opaque), void *opaque);

/* pxa2xx_dma.c */

struct pxa2xx_dma_state_s;

struct pxa2xx_dma_state_s *pxa255_dma_init(target_phys_addr_t base,

                qemu_irq irq);

struct pxa2xx_dma_state_s *pxa27x_dma_init(target_phys_addr_t base,

                qemu_irq irq);

void pxa2xx_dma_request(struct pxa2xx_dma_state_s *s, int req_num, int on);

/* pxa2xx_lcd.c */

struct pxa2xx_lcdc_s;

struct pxa2xx_lcdc_s *pxa2xx_lcdc_init(target_phys_addr_t base,

                qemu_irq irq, DisplayState *ds);

void pxa2xx_lcd_vsync_cb(struct pxa2xx_lcdc_s *s,

                void (*cb)(void *opaque), void *opaque);

void pxa2xx_lcdc_oritentation(void *opaque, int angle);

/* pxa2xx_mmci.c */

struct pxa2xx_mmci_s;

struct pxa2xx_mmci_s *pxa2xx_mmci_init(target_phys_addr_t base,

                qemu_irq irq, void *dma);

void pxa2xx_mmci_handlers(struct pxa2xx_mmci_s *s, void *opaque,

                void (*readonly_cb)(void *, int),

                void (*coverswitch_cb)(void *, int));

/* pxa2xx_pcmcia.c */

struct pxa2xx_pcmcia_s;

struct pxa2xx_pcmcia_s *pxa2xx_pcmcia_init(target_phys_addr_t base);

int pxa2xx_pcmcia_attach(void *opaque, struct pcmcia_card_s *card);

int pxa2xx_pcmcia_dettach(void *opaque);

void pxa2xx_pcmcia_set_irq_cb(void *opaque, qemu_irq irq, qemu_irq cd_irq);

/* pxa2xx.c */

struct pxa2xx_ssp_s;

void pxa2xx_ssp_attach(struct pxa2xx_ssp_s *port,

                uint32_t (*readfn)(void *opaque),

                void (*writefn)(void *opaque, uint32_t value), void *opaque);

struct pxa2xx_i2c_s;

struct pxa2xx_i2c_s *pxa2xx_i2c_init(target_phys_addr_t base,

                qemu_irq irq, uint32_t page_size);

i2c_bus *pxa2xx_i2c_bus(struct pxa2xx_i2c_s *s);

struct pxa2xx_i2s_s;

struct pxa2xx_fir_s;

struct pxa2xx_state_s {

    CPUState *env;

    qemu_irq *pic;

    struct pxa2xx_dma_state_s *dma;

    struct pxa2xx_gpio_info_s *gpio;

    struct pxa2xx_lcdc_s *lcd;

    struct pxa2xx_ssp_s **ssp;

    struct pxa2xx_i2c_s *i2c[2];

    struct pxa2xx_mmci_s *mmc;

    struct pxa2xx_pcmcia_s *pcmcia[2];

    struct pxa2xx_i2s_s *i2s;

    struct pxa2xx_fir_s *fir;

    /* Power management */

    target_phys_addr_t pm_base;

    uint32_t pm_regs[0x40];

    /* Clock management */

    target_phys_addr_t cm_base;

    uint32_t cm_regs[4];

    uint32_t clkcfg;

    /* Memory management */

    target_phys_addr_t mm_base;

    uint32_t mm_regs[0x1a];

    /* Performance monitoring */

    uint32_t pmnc;

    /* Real-Time clock */

    target_phys_addr_t rtc_base;

    uint32_t rttr;

    uint32_t rtsr;

    uint32_t rtar;

    uint32_t rdar1;

    uint32_t rdar2;

    uint32_t ryar1;

    uint32_t ryar2;

    uint32_t swar1;

    uint32_t swar2;

    uint32_t piar;

    uint32_t last_rcnr;

    uint32_t last_rdcr;

    uint32_t last_rycr;

    uint32_t last_swcr;

    uint32_t last_rtcpicr;

    int64_t last_hz;

    int64_t last_sw;

    int64_t last_pi;

    QEMUTimer *rtc_hz;

    QEMUTimer *rtc_rdal1;

    QEMUTimer *rtc_rdal2;

    QEMUTimer *rtc_swal1;

    QEMUTimer *rtc_swal2;

    QEMUTimer *rtc_pi;

};

struct pxa2xx_i2s_s {

    target_phys_addr_t base;

    qemu_irq irq;

    struct pxa2xx_dma_state_s *dma;

    void (*data_req)(void *, int, int);

    uint32_t control[2];

    uint32_t status;

    uint32_t mask;

    uint32_t clk;

    int enable;

    int rx_len;

    int tx_len;

    void (*codec_out)(void *, uint32_t);

    uint32_t (*codec_in)(void *);

    void *opaque;

    int fifo_len;

    uint32_t fifo[16];

};

# define PA_FMT                        "0x%08lx"

# define REG_FMT                "0x%lx"

struct pxa2xx_state_s *pxa270_init(unsigned int sdram_size, DisplayState *ds,

                const char *revision);

struct pxa2xx_state_s *pxa255_init(unsigned int sdram_size, DisplayState *ds);

void pxa2xx_reset(int line, int level, void *opaque);

#endif        /* PXA_H */