Revision 3f26c122 target-arm/helper.c

b/target-arm/helper.c
511 511
uint32_t HELPER(get_cp15)(CPUState *env, uint32_t insn)
512 512
{
513 513
    cpu_abort(env, "cp15 insn %08x\n", insn);
514
    return 0;
515 514
}
516 515

  
517 516
/* These should probably raise undefined insn exceptions.  */
......
1491 1490
              tlb_flush(env, 0);
1492 1491
            env->cp15.c13_context = val;
1493 1492
            break;
1494
        case 2:
1495
            env->cp15.c13_tls1 = val;
1496
            break;
1497
        case 3:
1498
            env->cp15.c13_tls2 = val;
1499
            break;
1500
        case 4:
1501
            env->cp15.c13_tls3 = val;
1502
            break;
1503 1493
        default:
1504 1494
            goto bad_reg;
1505 1495
        }
......
1779 1769
            return env->cp15.c13_fcse;
1780 1770
        case 1:
1781 1771
            return env->cp15.c13_context;
1782
        case 2:
1783
            return env->cp15.c13_tls1;
1784
        case 3:
1785
            return env->cp15.c13_tls2;
1786
        case 4:
1787
            return env->cp15.c13_tls3;
1788 1772
        default:
1789 1773
            goto bad_reg;
1790 1774
        }

Also available in: Unified diff