root / hw / spapr.c @ 4040ab72
History | View | Annotate | Download (10.3 kB)
1 | 9fdf0c29 | David Gibson | /*
|
---|---|---|---|
2 | 9fdf0c29 | David Gibson | * QEMU PowerPC pSeries Logical Partition (aka sPAPR) hardware System Emulator
|
3 | 9fdf0c29 | David Gibson | *
|
4 | 9fdf0c29 | David Gibson | * Copyright (c) 2004-2007 Fabrice Bellard
|
5 | 9fdf0c29 | David Gibson | * Copyright (c) 2007 Jocelyn Mayer
|
6 | 9fdf0c29 | David Gibson | * Copyright (c) 2010 David Gibson, IBM Corporation.
|
7 | 9fdf0c29 | David Gibson | *
|
8 | 9fdf0c29 | David Gibson | * Permission is hereby granted, free of charge, to any person obtaining a copy
|
9 | 9fdf0c29 | David Gibson | * of this software and associated documentation files (the "Software"), to deal
|
10 | 9fdf0c29 | David Gibson | * in the Software without restriction, including without limitation the rights
|
11 | 9fdf0c29 | David Gibson | * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
12 | 9fdf0c29 | David Gibson | * copies of the Software, and to permit persons to whom the Software is
|
13 | 9fdf0c29 | David Gibson | * furnished to do so, subject to the following conditions:
|
14 | 9fdf0c29 | David Gibson | *
|
15 | 9fdf0c29 | David Gibson | * The above copyright notice and this permission notice shall be included in
|
16 | 9fdf0c29 | David Gibson | * all copies or substantial portions of the Software.
|
17 | 9fdf0c29 | David Gibson | *
|
18 | 9fdf0c29 | David Gibson | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
19 | 9fdf0c29 | David Gibson | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
20 | 9fdf0c29 | David Gibson | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
21 | 9fdf0c29 | David Gibson | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
22 | 9fdf0c29 | David Gibson | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
23 | 9fdf0c29 | David Gibson | * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
24 | 9fdf0c29 | David Gibson | * THE SOFTWARE.
|
25 | 9fdf0c29 | David Gibson | *
|
26 | 9fdf0c29 | David Gibson | */
|
27 | 9fdf0c29 | David Gibson | #include "sysemu.h" |
28 | 9fdf0c29 | David Gibson | #include "hw.h" |
29 | 9fdf0c29 | David Gibson | #include "elf.h" |
30 | 9fdf0c29 | David Gibson | |
31 | 9fdf0c29 | David Gibson | #include "hw/boards.h" |
32 | 9fdf0c29 | David Gibson | #include "hw/ppc.h" |
33 | 9fdf0c29 | David Gibson | #include "hw/loader.h" |
34 | 9fdf0c29 | David Gibson | |
35 | 9fdf0c29 | David Gibson | #include "hw/spapr.h" |
36 | 4040ab72 | David Gibson | #include "hw/spapr_vio.h" |
37 | 9fdf0c29 | David Gibson | |
38 | 9fdf0c29 | David Gibson | #include <libfdt.h> |
39 | 9fdf0c29 | David Gibson | |
40 | 9fdf0c29 | David Gibson | #define KERNEL_LOAD_ADDR 0x00000000 |
41 | 9fdf0c29 | David Gibson | #define INITRD_LOAD_ADDR 0x02800000 |
42 | 9fdf0c29 | David Gibson | #define FDT_MAX_SIZE 0x10000 |
43 | 9fdf0c29 | David Gibson | |
44 | 9fdf0c29 | David Gibson | #define TIMEBASE_FREQ 512000000ULL |
45 | 9fdf0c29 | David Gibson | |
46 | 9fdf0c29 | David Gibson | #define MAX_CPUS 32 |
47 | 9fdf0c29 | David Gibson | |
48 | 9fdf0c29 | David Gibson | sPAPREnvironment *spapr; |
49 | 9fdf0c29 | David Gibson | |
50 | 9fdf0c29 | David Gibson | static void *spapr_create_fdt(int *fdt_size, ram_addr_t ramsize, |
51 | 9fdf0c29 | David Gibson | const char *cpu_model, CPUState *envs[], |
52 | 9fdf0c29 | David Gibson | sPAPREnvironment *spapr, |
53 | 9fdf0c29 | David Gibson | target_phys_addr_t initrd_base, |
54 | 9fdf0c29 | David Gibson | target_phys_addr_t initrd_size, |
55 | 9fdf0c29 | David Gibson | const char *kernel_cmdline) |
56 | 9fdf0c29 | David Gibson | { |
57 | 9fdf0c29 | David Gibson | void *fdt;
|
58 | 9fdf0c29 | David Gibson | uint64_t mem_reg_property[] = { 0, cpu_to_be64(ramsize) };
|
59 | 9fdf0c29 | David Gibson | uint32_t start_prop = cpu_to_be32(initrd_base); |
60 | 9fdf0c29 | David Gibson | uint32_t end_prop = cpu_to_be32(initrd_base + initrd_size); |
61 | 9fdf0c29 | David Gibson | int i;
|
62 | 9fdf0c29 | David Gibson | char *modelname;
|
63 | 4040ab72 | David Gibson | int ret;
|
64 | 9fdf0c29 | David Gibson | |
65 | 9fdf0c29 | David Gibson | #define _FDT(exp) \
|
66 | 9fdf0c29 | David Gibson | do { \
|
67 | 9fdf0c29 | David Gibson | int ret = (exp); \
|
68 | 9fdf0c29 | David Gibson | if (ret < 0) { \ |
69 | 9fdf0c29 | David Gibson | fprintf(stderr, "qemu: error creating device tree: %s: %s\n", \
|
70 | 9fdf0c29 | David Gibson | #exp, fdt_strerror(ret)); \
|
71 | 9fdf0c29 | David Gibson | exit(1); \
|
72 | 9fdf0c29 | David Gibson | } \ |
73 | 9fdf0c29 | David Gibson | } while (0) |
74 | 9fdf0c29 | David Gibson | |
75 | 9fdf0c29 | David Gibson | fdt = qemu_mallocz(FDT_MAX_SIZE); |
76 | 9fdf0c29 | David Gibson | _FDT((fdt_create(fdt, FDT_MAX_SIZE))); |
77 | 9fdf0c29 | David Gibson | |
78 | 9fdf0c29 | David Gibson | _FDT((fdt_finish_reservemap(fdt))); |
79 | 9fdf0c29 | David Gibson | |
80 | 9fdf0c29 | David Gibson | /* Root node */
|
81 | 9fdf0c29 | David Gibson | _FDT((fdt_begin_node(fdt, "")));
|
82 | 9fdf0c29 | David Gibson | _FDT((fdt_property_string(fdt, "device_type", "chrp"))); |
83 | 9fdf0c29 | David Gibson | _FDT((fdt_property_string(fdt, "model", "qemu,emulated-pSeries-LPAR"))); |
84 | 9fdf0c29 | David Gibson | |
85 | 9fdf0c29 | David Gibson | _FDT((fdt_property_cell(fdt, "#address-cells", 0x2))); |
86 | 9fdf0c29 | David Gibson | _FDT((fdt_property_cell(fdt, "#size-cells", 0x2))); |
87 | 9fdf0c29 | David Gibson | |
88 | 9fdf0c29 | David Gibson | /* /chosen */
|
89 | 9fdf0c29 | David Gibson | _FDT((fdt_begin_node(fdt, "chosen")));
|
90 | 9fdf0c29 | David Gibson | |
91 | 9fdf0c29 | David Gibson | _FDT((fdt_property_string(fdt, "bootargs", kernel_cmdline)));
|
92 | 9fdf0c29 | David Gibson | _FDT((fdt_property(fdt, "linux,initrd-start",
|
93 | 9fdf0c29 | David Gibson | &start_prop, sizeof(start_prop))));
|
94 | 9fdf0c29 | David Gibson | _FDT((fdt_property(fdt, "linux,initrd-end",
|
95 | 9fdf0c29 | David Gibson | &end_prop, sizeof(end_prop))));
|
96 | 9fdf0c29 | David Gibson | |
97 | 9fdf0c29 | David Gibson | _FDT((fdt_end_node(fdt))); |
98 | 9fdf0c29 | David Gibson | |
99 | 9fdf0c29 | David Gibson | /* memory node */
|
100 | 9fdf0c29 | David Gibson | _FDT((fdt_begin_node(fdt, "memory@0")));
|
101 | 9fdf0c29 | David Gibson | |
102 | 9fdf0c29 | David Gibson | _FDT((fdt_property_string(fdt, "device_type", "memory"))); |
103 | 9fdf0c29 | David Gibson | _FDT((fdt_property(fdt, "reg",
|
104 | 9fdf0c29 | David Gibson | mem_reg_property, sizeof(mem_reg_property))));
|
105 | 9fdf0c29 | David Gibson | |
106 | 9fdf0c29 | David Gibson | _FDT((fdt_end_node(fdt))); |
107 | 9fdf0c29 | David Gibson | |
108 | 9fdf0c29 | David Gibson | /* cpus */
|
109 | 9fdf0c29 | David Gibson | _FDT((fdt_begin_node(fdt, "cpus")));
|
110 | 9fdf0c29 | David Gibson | |
111 | 9fdf0c29 | David Gibson | _FDT((fdt_property_cell(fdt, "#address-cells", 0x1))); |
112 | 9fdf0c29 | David Gibson | _FDT((fdt_property_cell(fdt, "#size-cells", 0x0))); |
113 | 9fdf0c29 | David Gibson | |
114 | 9fdf0c29 | David Gibson | modelname = qemu_strdup(cpu_model); |
115 | 9fdf0c29 | David Gibson | |
116 | 9fdf0c29 | David Gibson | for (i = 0; i < strlen(modelname); i++) { |
117 | 9fdf0c29 | David Gibson | modelname[i] = toupper(modelname[i]); |
118 | 9fdf0c29 | David Gibson | } |
119 | 9fdf0c29 | David Gibson | |
120 | 9fdf0c29 | David Gibson | for (i = 0; i < smp_cpus; i++) { |
121 | 9fdf0c29 | David Gibson | CPUState *env = envs[i]; |
122 | 9fdf0c29 | David Gibson | char *nodename;
|
123 | 9fdf0c29 | David Gibson | uint32_t segs[] = {cpu_to_be32(28), cpu_to_be32(40), |
124 | 9fdf0c29 | David Gibson | 0xffffffff, 0xffffffff}; |
125 | 9fdf0c29 | David Gibson | |
126 | 9fdf0c29 | David Gibson | if (asprintf(&nodename, "%s@%x", modelname, i) < 0) { |
127 | 9fdf0c29 | David Gibson | fprintf(stderr, "Allocation failure\n");
|
128 | 9fdf0c29 | David Gibson | exit(1);
|
129 | 9fdf0c29 | David Gibson | } |
130 | 9fdf0c29 | David Gibson | |
131 | 9fdf0c29 | David Gibson | _FDT((fdt_begin_node(fdt, nodename))); |
132 | 9fdf0c29 | David Gibson | |
133 | 9fdf0c29 | David Gibson | free(nodename); |
134 | 9fdf0c29 | David Gibson | |
135 | 9fdf0c29 | David Gibson | _FDT((fdt_property_cell(fdt, "reg", i)));
|
136 | 9fdf0c29 | David Gibson | _FDT((fdt_property_string(fdt, "device_type", "cpu"))); |
137 | 9fdf0c29 | David Gibson | |
138 | 9fdf0c29 | David Gibson | _FDT((fdt_property_cell(fdt, "cpu-version", env->spr[SPR_PVR])));
|
139 | 9fdf0c29 | David Gibson | _FDT((fdt_property_cell(fdt, "dcache-block-size",
|
140 | 9fdf0c29 | David Gibson | env->dcache_line_size))); |
141 | 9fdf0c29 | David Gibson | _FDT((fdt_property_cell(fdt, "icache-block-size",
|
142 | 9fdf0c29 | David Gibson | env->icache_line_size))); |
143 | 9fdf0c29 | David Gibson | _FDT((fdt_property_cell(fdt, "timebase-frequency", TIMEBASE_FREQ)));
|
144 | 9fdf0c29 | David Gibson | /* Hardcode CPU frequency for now. It's kind of arbitrary on
|
145 | 9fdf0c29 | David Gibson | * full emu, for kvm we should copy it from the host */
|
146 | 9fdf0c29 | David Gibson | _FDT((fdt_property_cell(fdt, "clock-frequency", 1000000000))); |
147 | 9fdf0c29 | David Gibson | _FDT((fdt_property_cell(fdt, "ibm,slb-size", env->slb_nr)));
|
148 | 9fdf0c29 | David Gibson | _FDT((fdt_property_string(fdt, "status", "okay"))); |
149 | 9fdf0c29 | David Gibson | _FDT((fdt_property(fdt, "64-bit", NULL, 0))); |
150 | 9fdf0c29 | David Gibson | |
151 | 9fdf0c29 | David Gibson | if (envs[i]->mmu_model & POWERPC_MMU_1TSEG) {
|
152 | 9fdf0c29 | David Gibson | _FDT((fdt_property(fdt, "ibm,processor-segment-sizes",
|
153 | 9fdf0c29 | David Gibson | segs, sizeof(segs))));
|
154 | 9fdf0c29 | David Gibson | } |
155 | 9fdf0c29 | David Gibson | |
156 | 9fdf0c29 | David Gibson | _FDT((fdt_end_node(fdt))); |
157 | 9fdf0c29 | David Gibson | } |
158 | 9fdf0c29 | David Gibson | |
159 | 9fdf0c29 | David Gibson | qemu_free(modelname); |
160 | 9fdf0c29 | David Gibson | |
161 | 9fdf0c29 | David Gibson | _FDT((fdt_end_node(fdt))); |
162 | 9fdf0c29 | David Gibson | |
163 | 4040ab72 | David Gibson | /* vdevice */
|
164 | 4040ab72 | David Gibson | _FDT((fdt_begin_node(fdt, "vdevice")));
|
165 | 4040ab72 | David Gibson | |
166 | 4040ab72 | David Gibson | _FDT((fdt_property_string(fdt, "device_type", "vdevice"))); |
167 | 4040ab72 | David Gibson | _FDT((fdt_property_string(fdt, "compatible", "IBM,vdevice"))); |
168 | 4040ab72 | David Gibson | _FDT((fdt_property_cell(fdt, "#address-cells", 0x1))); |
169 | 4040ab72 | David Gibson | _FDT((fdt_property_cell(fdt, "#size-cells", 0x0))); |
170 | 4040ab72 | David Gibson | |
171 | 4040ab72 | David Gibson | _FDT((fdt_end_node(fdt))); |
172 | 4040ab72 | David Gibson | |
173 | 9fdf0c29 | David Gibson | _FDT((fdt_end_node(fdt))); /* close root node */
|
174 | 9fdf0c29 | David Gibson | _FDT((fdt_finish(fdt))); |
175 | 9fdf0c29 | David Gibson | |
176 | 4040ab72 | David Gibson | /* re-expand to allow for further tweaks */
|
177 | 4040ab72 | David Gibson | _FDT((fdt_open_into(fdt, fdt, FDT_MAX_SIZE))); |
178 | 4040ab72 | David Gibson | |
179 | 4040ab72 | David Gibson | ret = spapr_populate_vdevice(spapr->vio_bus, fdt); |
180 | 4040ab72 | David Gibson | if (ret < 0) { |
181 | 4040ab72 | David Gibson | fprintf(stderr, "couldn't setup vio devices in fdt\n");
|
182 | 4040ab72 | David Gibson | exit(1);
|
183 | 4040ab72 | David Gibson | } |
184 | 4040ab72 | David Gibson | |
185 | 4040ab72 | David Gibson | _FDT((fdt_pack(fdt))); |
186 | 4040ab72 | David Gibson | |
187 | 9fdf0c29 | David Gibson | *fdt_size = fdt_totalsize(fdt); |
188 | 9fdf0c29 | David Gibson | |
189 | 9fdf0c29 | David Gibson | return fdt;
|
190 | 9fdf0c29 | David Gibson | } |
191 | 9fdf0c29 | David Gibson | |
192 | 9fdf0c29 | David Gibson | static uint64_t translate_kernel_address(void *opaque, uint64_t addr) |
193 | 9fdf0c29 | David Gibson | { |
194 | 9fdf0c29 | David Gibson | return (addr & 0x0fffffff) + KERNEL_LOAD_ADDR; |
195 | 9fdf0c29 | David Gibson | } |
196 | 9fdf0c29 | David Gibson | |
197 | 9fdf0c29 | David Gibson | static void emulate_spapr_hypercall(CPUState *env) |
198 | 9fdf0c29 | David Gibson | { |
199 | 9fdf0c29 | David Gibson | env->gpr[3] = spapr_hypercall(env, env->gpr[3], &env->gpr[4]); |
200 | 9fdf0c29 | David Gibson | } |
201 | 9fdf0c29 | David Gibson | |
202 | 9fdf0c29 | David Gibson | /* pSeries LPAR / sPAPR hardware init */
|
203 | 9fdf0c29 | David Gibson | static void ppc_spapr_init(ram_addr_t ram_size, |
204 | 9fdf0c29 | David Gibson | const char *boot_device, |
205 | 9fdf0c29 | David Gibson | const char *kernel_filename, |
206 | 9fdf0c29 | David Gibson | const char *kernel_cmdline, |
207 | 9fdf0c29 | David Gibson | const char *initrd_filename, |
208 | 9fdf0c29 | David Gibson | const char *cpu_model) |
209 | 9fdf0c29 | David Gibson | { |
210 | 9fdf0c29 | David Gibson | CPUState *envs[MAX_CPUS]; |
211 | 9fdf0c29 | David Gibson | void *fdt;
|
212 | 9fdf0c29 | David Gibson | int i;
|
213 | 9fdf0c29 | David Gibson | ram_addr_t ram_offset; |
214 | 9fdf0c29 | David Gibson | target_phys_addr_t fdt_addr; |
215 | 9fdf0c29 | David Gibson | uint32_t kernel_base, initrd_base; |
216 | 9fdf0c29 | David Gibson | long kernel_size, initrd_size;
|
217 | 9fdf0c29 | David Gibson | int fdt_size;
|
218 | 9fdf0c29 | David Gibson | |
219 | 9fdf0c29 | David Gibson | spapr = qemu_malloc(sizeof(*spapr));
|
220 | 9fdf0c29 | David Gibson | cpu_ppc_hypercall = emulate_spapr_hypercall; |
221 | 9fdf0c29 | David Gibson | |
222 | 9fdf0c29 | David Gibson | /* We place the device tree just below either the top of RAM, or
|
223 | 9fdf0c29 | David Gibson | * 2GB, so that it can be processed with 32-bit code if
|
224 | 9fdf0c29 | David Gibson | * necessary */
|
225 | 9fdf0c29 | David Gibson | fdt_addr = MIN(ram_size, 0x80000000) - FDT_MAX_SIZE;
|
226 | 9fdf0c29 | David Gibson | |
227 | 9fdf0c29 | David Gibson | /* init CPUs */
|
228 | 9fdf0c29 | David Gibson | if (cpu_model == NULL) { |
229 | 9fdf0c29 | David Gibson | cpu_model = "POWER7";
|
230 | 9fdf0c29 | David Gibson | } |
231 | 9fdf0c29 | David Gibson | for (i = 0; i < smp_cpus; i++) { |
232 | 9fdf0c29 | David Gibson | CPUState *env = cpu_init(cpu_model); |
233 | 9fdf0c29 | David Gibson | |
234 | 9fdf0c29 | David Gibson | if (!env) {
|
235 | 9fdf0c29 | David Gibson | fprintf(stderr, "Unable to find PowerPC CPU definition\n");
|
236 | 9fdf0c29 | David Gibson | exit(1);
|
237 | 9fdf0c29 | David Gibson | } |
238 | 9fdf0c29 | David Gibson | /* Set time-base frequency to 512 MHz */
|
239 | 9fdf0c29 | David Gibson | cpu_ppc_tb_init(env, TIMEBASE_FREQ); |
240 | 9fdf0c29 | David Gibson | qemu_register_reset((QEMUResetHandler *)&cpu_reset, env); |
241 | 9fdf0c29 | David Gibson | |
242 | 9fdf0c29 | David Gibson | env->hreset_vector = 0x60;
|
243 | 9fdf0c29 | David Gibson | env->hreset_excp_prefix = 0;
|
244 | 9fdf0c29 | David Gibson | env->gpr[3] = i;
|
245 | 9fdf0c29 | David Gibson | |
246 | 9fdf0c29 | David Gibson | envs[i] = env; |
247 | 9fdf0c29 | David Gibson | } |
248 | 9fdf0c29 | David Gibson | |
249 | 9fdf0c29 | David Gibson | /* allocate RAM */
|
250 | 9fdf0c29 | David Gibson | ram_offset = qemu_ram_alloc(NULL, "ppc_spapr.ram", ram_size); |
251 | 9fdf0c29 | David Gibson | cpu_register_physical_memory(0, ram_size, ram_offset);
|
252 | 9fdf0c29 | David Gibson | |
253 | 4040ab72 | David Gibson | spapr->vio_bus = spapr_vio_bus_init(); |
254 | 4040ab72 | David Gibson | |
255 | 4040ab72 | David Gibson | for (i = 0; i < MAX_SERIAL_PORTS; i++) { |
256 | 4040ab72 | David Gibson | if (serial_hds[i]) {
|
257 | 4040ab72 | David Gibson | spapr_vty_create(spapr->vio_bus, i, serial_hds[i]); |
258 | 4040ab72 | David Gibson | } |
259 | 4040ab72 | David Gibson | } |
260 | 9fdf0c29 | David Gibson | |
261 | 9fdf0c29 | David Gibson | if (kernel_filename) {
|
262 | 9fdf0c29 | David Gibson | uint64_t lowaddr = 0;
|
263 | 9fdf0c29 | David Gibson | |
264 | 9fdf0c29 | David Gibson | kernel_base = KERNEL_LOAD_ADDR; |
265 | 9fdf0c29 | David Gibson | |
266 | 9fdf0c29 | David Gibson | kernel_size = load_elf(kernel_filename, translate_kernel_address, NULL,
|
267 | 9fdf0c29 | David Gibson | NULL, &lowaddr, NULL, 1, ELF_MACHINE, 0); |
268 | 9fdf0c29 | David Gibson | if (kernel_size < 0) { |
269 | 9fdf0c29 | David Gibson | kernel_size = load_image_targphys(kernel_filename, kernel_base, |
270 | 9fdf0c29 | David Gibson | ram_size - kernel_base); |
271 | 9fdf0c29 | David Gibson | } |
272 | 9fdf0c29 | David Gibson | if (kernel_size < 0) { |
273 | 9fdf0c29 | David Gibson | fprintf(stderr, "qemu: could not load kernel '%s'\n",
|
274 | 9fdf0c29 | David Gibson | kernel_filename); |
275 | 9fdf0c29 | David Gibson | exit(1);
|
276 | 9fdf0c29 | David Gibson | } |
277 | 9fdf0c29 | David Gibson | |
278 | 9fdf0c29 | David Gibson | /* load initrd */
|
279 | 9fdf0c29 | David Gibson | if (initrd_filename) {
|
280 | 9fdf0c29 | David Gibson | initrd_base = INITRD_LOAD_ADDR; |
281 | 9fdf0c29 | David Gibson | initrd_size = load_image_targphys(initrd_filename, initrd_base, |
282 | 9fdf0c29 | David Gibson | ram_size - initrd_base); |
283 | 9fdf0c29 | David Gibson | if (initrd_size < 0) { |
284 | 9fdf0c29 | David Gibson | fprintf(stderr, "qemu: could not load initial ram disk '%s'\n",
|
285 | 9fdf0c29 | David Gibson | initrd_filename); |
286 | 9fdf0c29 | David Gibson | exit(1);
|
287 | 9fdf0c29 | David Gibson | } |
288 | 9fdf0c29 | David Gibson | } else {
|
289 | 9fdf0c29 | David Gibson | initrd_base = 0;
|
290 | 9fdf0c29 | David Gibson | initrd_size = 0;
|
291 | 9fdf0c29 | David Gibson | } |
292 | 9fdf0c29 | David Gibson | } else {
|
293 | 9fdf0c29 | David Gibson | fprintf(stderr, "pSeries machine needs -kernel for now");
|
294 | 9fdf0c29 | David Gibson | exit(1);
|
295 | 9fdf0c29 | David Gibson | } |
296 | 9fdf0c29 | David Gibson | |
297 | 9fdf0c29 | David Gibson | /* Prepare the device tree */
|
298 | 9fdf0c29 | David Gibson | fdt = spapr_create_fdt(&fdt_size, ram_size, cpu_model, envs, spapr, |
299 | 9fdf0c29 | David Gibson | initrd_base, initrd_size, kernel_cmdline); |
300 | 9fdf0c29 | David Gibson | assert(fdt != NULL);
|
301 | 9fdf0c29 | David Gibson | |
302 | 9fdf0c29 | David Gibson | cpu_physical_memory_write(fdt_addr, fdt, fdt_size); |
303 | 9fdf0c29 | David Gibson | |
304 | 9fdf0c29 | David Gibson | qemu_free(fdt); |
305 | 9fdf0c29 | David Gibson | |
306 | 9fdf0c29 | David Gibson | envs[0]->gpr[3] = fdt_addr; |
307 | 9fdf0c29 | David Gibson | envs[0]->gpr[5] = 0; |
308 | 9fdf0c29 | David Gibson | envs[0]->hreset_vector = kernel_base;
|
309 | 9fdf0c29 | David Gibson | } |
310 | 9fdf0c29 | David Gibson | |
311 | 9fdf0c29 | David Gibson | static QEMUMachine spapr_machine = {
|
312 | 9fdf0c29 | David Gibson | .name = "pseries",
|
313 | 9fdf0c29 | David Gibson | .desc = "pSeries Logical Partition (PAPR compliant)",
|
314 | 9fdf0c29 | David Gibson | .init = ppc_spapr_init, |
315 | 9fdf0c29 | David Gibson | .max_cpus = MAX_CPUS, |
316 | 9fdf0c29 | David Gibson | .no_vga = 1,
|
317 | 9fdf0c29 | David Gibson | .no_parallel = 1,
|
318 | 9fdf0c29 | David Gibson | }; |
319 | 9fdf0c29 | David Gibson | |
320 | 9fdf0c29 | David Gibson | static void spapr_machine_init(void) |
321 | 9fdf0c29 | David Gibson | { |
322 | 9fdf0c29 | David Gibson | qemu_register_machine(&spapr_machine); |
323 | 9fdf0c29 | David Gibson | } |
324 | 9fdf0c29 | David Gibson | |
325 | 9fdf0c29 | David Gibson | machine_init(spapr_machine_init); |