Revision 47ad35f1 target-sparc/translate.c

b/target-sparc/translate.c
1602 1602
{
1603 1603
    TCGv r_const;
1604 1604

  
1605
    tcg_gen_andi_tl(cpu_fsr, cpu_fsr, ~FSR_FTT_MASK);
1605
    tcg_gen_andi_tl(cpu_fsr, cpu_fsr, FSR_FTT_NMASK);
1606 1606
    tcg_gen_ori_tl(cpu_fsr, cpu_fsr, fsr_flags);
1607 1607
    r_const = tcg_const_i32(TT_FP_EXCP);
1608 1608
    tcg_gen_helper_0_1(raise_exception, r_const);
......
1628 1628

  
1629 1629
static inline void gen_op_clear_ieee_excp_and_FTT(void)
1630 1630
{
1631
    tcg_gen_andi_tl(cpu_fsr, cpu_fsr, ~(FSR_FTT_MASK | FSR_CEXC_MASK));
1631
    tcg_gen_andi_tl(cpu_fsr, cpu_fsr, FSR_FTT_CEXC_NMASK);
1632 1632
}
1633 1633

  
1634 1634
static inline void gen_clear_float_exceptions(void)

Also available in: Unified diff