Statistics
| Branch: | Revision:

root / target-i386 / ops_sse.h @ 486bd5a2

History | View | Annotate | Download (57.2 kB)

1 664e0f19 bellard
/*
2 222a3336 balrog
 *  MMX/3DNow!/SSE/SSE2/SSE3/SSSE3/SSE4/PNI support
3 5fafdf24 ths
 *
4 664e0f19 bellard
 *  Copyright (c) 2005 Fabrice Bellard
5 222a3336 balrog
 *  Copyright (c) 2008 Intel Corporation  <andrew.zaborowski@intel.com>
6 664e0f19 bellard
 *
7 664e0f19 bellard
 * This library is free software; you can redistribute it and/or
8 664e0f19 bellard
 * modify it under the terms of the GNU Lesser General Public
9 664e0f19 bellard
 * License as published by the Free Software Foundation; either
10 664e0f19 bellard
 * version 2 of the License, or (at your option) any later version.
11 664e0f19 bellard
 *
12 664e0f19 bellard
 * This library is distributed in the hope that it will be useful,
13 664e0f19 bellard
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
14 664e0f19 bellard
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
15 664e0f19 bellard
 * Lesser General Public License for more details.
16 664e0f19 bellard
 *
17 664e0f19 bellard
 * You should have received a copy of the GNU Lesser General Public
18 664e0f19 bellard
 * License along with this library; if not, write to the Free Software
19 fad6cb1a aurel32
 * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston MA  02110-1301 USA
20 664e0f19 bellard
 */
21 664e0f19 bellard
#if SHIFT == 0
22 664e0f19 bellard
#define Reg MMXReg
23 664e0f19 bellard
#define XMM_ONLY(x...)
24 664e0f19 bellard
#define B(n) MMX_B(n)
25 664e0f19 bellard
#define W(n) MMX_W(n)
26 664e0f19 bellard
#define L(n) MMX_L(n)
27 664e0f19 bellard
#define Q(n) q
28 664e0f19 bellard
#define SUFFIX _mmx
29 664e0f19 bellard
#else
30 664e0f19 bellard
#define Reg XMMReg
31 664e0f19 bellard
#define XMM_ONLY(x...) x
32 664e0f19 bellard
#define B(n) XMM_B(n)
33 664e0f19 bellard
#define W(n) XMM_W(n)
34 664e0f19 bellard
#define L(n) XMM_L(n)
35 664e0f19 bellard
#define Q(n) XMM_Q(n)
36 664e0f19 bellard
#define SUFFIX _xmm
37 664e0f19 bellard
#endif
38 664e0f19 bellard
39 5af45186 bellard
void glue(helper_psrlw, SUFFIX)(Reg *d, Reg *s)
40 664e0f19 bellard
{
41 664e0f19 bellard
    int shift;
42 664e0f19 bellard
43 664e0f19 bellard
    if (s->Q(0) > 15) {
44 664e0f19 bellard
        d->Q(0) = 0;
45 664e0f19 bellard
#if SHIFT == 1
46 664e0f19 bellard
        d->Q(1) = 0;
47 664e0f19 bellard
#endif
48 664e0f19 bellard
    } else {
49 664e0f19 bellard
        shift = s->B(0);
50 664e0f19 bellard
        d->W(0) >>= shift;
51 664e0f19 bellard
        d->W(1) >>= shift;
52 664e0f19 bellard
        d->W(2) >>= shift;
53 664e0f19 bellard
        d->W(3) >>= shift;
54 664e0f19 bellard
#if SHIFT == 1
55 664e0f19 bellard
        d->W(4) >>= shift;
56 664e0f19 bellard
        d->W(5) >>= shift;
57 664e0f19 bellard
        d->W(6) >>= shift;
58 664e0f19 bellard
        d->W(7) >>= shift;
59 664e0f19 bellard
#endif
60 664e0f19 bellard
    }
61 664e0f19 bellard
}
62 664e0f19 bellard
63 5af45186 bellard
void glue(helper_psraw, SUFFIX)(Reg *d, Reg *s)
64 664e0f19 bellard
{
65 664e0f19 bellard
    int shift;
66 664e0f19 bellard
67 664e0f19 bellard
    if (s->Q(0) > 15) {
68 664e0f19 bellard
        shift = 15;
69 664e0f19 bellard
    } else {
70 664e0f19 bellard
        shift = s->B(0);
71 664e0f19 bellard
    }
72 664e0f19 bellard
    d->W(0) = (int16_t)d->W(0) >> shift;
73 664e0f19 bellard
    d->W(1) = (int16_t)d->W(1) >> shift;
74 664e0f19 bellard
    d->W(2) = (int16_t)d->W(2) >> shift;
75 664e0f19 bellard
    d->W(3) = (int16_t)d->W(3) >> shift;
76 664e0f19 bellard
#if SHIFT == 1
77 664e0f19 bellard
    d->W(4) = (int16_t)d->W(4) >> shift;
78 664e0f19 bellard
    d->W(5) = (int16_t)d->W(5) >> shift;
79 664e0f19 bellard
    d->W(6) = (int16_t)d->W(6) >> shift;
80 664e0f19 bellard
    d->W(7) = (int16_t)d->W(7) >> shift;
81 664e0f19 bellard
#endif
82 664e0f19 bellard
}
83 664e0f19 bellard
84 5af45186 bellard
void glue(helper_psllw, SUFFIX)(Reg *d, Reg *s)
85 664e0f19 bellard
{
86 664e0f19 bellard
    int shift;
87 664e0f19 bellard
88 664e0f19 bellard
    if (s->Q(0) > 15) {
89 664e0f19 bellard
        d->Q(0) = 0;
90 664e0f19 bellard
#if SHIFT == 1
91 664e0f19 bellard
        d->Q(1) = 0;
92 664e0f19 bellard
#endif
93 664e0f19 bellard
    } else {
94 664e0f19 bellard
        shift = s->B(0);
95 664e0f19 bellard
        d->W(0) <<= shift;
96 664e0f19 bellard
        d->W(1) <<= shift;
97 664e0f19 bellard
        d->W(2) <<= shift;
98 664e0f19 bellard
        d->W(3) <<= shift;
99 664e0f19 bellard
#if SHIFT == 1
100 664e0f19 bellard
        d->W(4) <<= shift;
101 664e0f19 bellard
        d->W(5) <<= shift;
102 664e0f19 bellard
        d->W(6) <<= shift;
103 664e0f19 bellard
        d->W(7) <<= shift;
104 664e0f19 bellard
#endif
105 664e0f19 bellard
    }
106 664e0f19 bellard
}
107 664e0f19 bellard
108 5af45186 bellard
void glue(helper_psrld, SUFFIX)(Reg *d, Reg *s)
109 664e0f19 bellard
{
110 664e0f19 bellard
    int shift;
111 664e0f19 bellard
112 664e0f19 bellard
    if (s->Q(0) > 31) {
113 664e0f19 bellard
        d->Q(0) = 0;
114 664e0f19 bellard
#if SHIFT == 1
115 664e0f19 bellard
        d->Q(1) = 0;
116 664e0f19 bellard
#endif
117 664e0f19 bellard
    } else {
118 664e0f19 bellard
        shift = s->B(0);
119 664e0f19 bellard
        d->L(0) >>= shift;
120 664e0f19 bellard
        d->L(1) >>= shift;
121 664e0f19 bellard
#if SHIFT == 1
122 664e0f19 bellard
        d->L(2) >>= shift;
123 664e0f19 bellard
        d->L(3) >>= shift;
124 664e0f19 bellard
#endif
125 664e0f19 bellard
    }
126 664e0f19 bellard
}
127 664e0f19 bellard
128 5af45186 bellard
void glue(helper_psrad, SUFFIX)(Reg *d, Reg *s)
129 664e0f19 bellard
{
130 664e0f19 bellard
    int shift;
131 664e0f19 bellard
132 664e0f19 bellard
    if (s->Q(0) > 31) {
133 664e0f19 bellard
        shift = 31;
134 664e0f19 bellard
    } else {
135 664e0f19 bellard
        shift = s->B(0);
136 664e0f19 bellard
    }
137 664e0f19 bellard
    d->L(0) = (int32_t)d->L(0) >> shift;
138 664e0f19 bellard
    d->L(1) = (int32_t)d->L(1) >> shift;
139 664e0f19 bellard
#if SHIFT == 1
140 664e0f19 bellard
    d->L(2) = (int32_t)d->L(2) >> shift;
141 664e0f19 bellard
    d->L(3) = (int32_t)d->L(3) >> shift;
142 664e0f19 bellard
#endif
143 664e0f19 bellard
}
144 664e0f19 bellard
145 5af45186 bellard
void glue(helper_pslld, SUFFIX)(Reg *d, Reg *s)
146 664e0f19 bellard
{
147 664e0f19 bellard
    int shift;
148 664e0f19 bellard
149 664e0f19 bellard
    if (s->Q(0) > 31) {
150 664e0f19 bellard
        d->Q(0) = 0;
151 664e0f19 bellard
#if SHIFT == 1
152 664e0f19 bellard
        d->Q(1) = 0;
153 664e0f19 bellard
#endif
154 664e0f19 bellard
    } else {
155 664e0f19 bellard
        shift = s->B(0);
156 664e0f19 bellard
        d->L(0) <<= shift;
157 664e0f19 bellard
        d->L(1) <<= shift;
158 664e0f19 bellard
#if SHIFT == 1
159 664e0f19 bellard
        d->L(2) <<= shift;
160 664e0f19 bellard
        d->L(3) <<= shift;
161 664e0f19 bellard
#endif
162 664e0f19 bellard
    }
163 664e0f19 bellard
}
164 664e0f19 bellard
165 5af45186 bellard
void glue(helper_psrlq, SUFFIX)(Reg *d, Reg *s)
166 664e0f19 bellard
{
167 664e0f19 bellard
    int shift;
168 664e0f19 bellard
169 664e0f19 bellard
    if (s->Q(0) > 63) {
170 664e0f19 bellard
        d->Q(0) = 0;
171 664e0f19 bellard
#if SHIFT == 1
172 664e0f19 bellard
        d->Q(1) = 0;
173 664e0f19 bellard
#endif
174 664e0f19 bellard
    } else {
175 664e0f19 bellard
        shift = s->B(0);
176 664e0f19 bellard
        d->Q(0) >>= shift;
177 664e0f19 bellard
#if SHIFT == 1
178 664e0f19 bellard
        d->Q(1) >>= shift;
179 664e0f19 bellard
#endif
180 664e0f19 bellard
    }
181 664e0f19 bellard
}
182 664e0f19 bellard
183 5af45186 bellard
void glue(helper_psllq, SUFFIX)(Reg *d, Reg *s)
184 664e0f19 bellard
{
185 664e0f19 bellard
    int shift;
186 664e0f19 bellard
187 664e0f19 bellard
    if (s->Q(0) > 63) {
188 664e0f19 bellard
        d->Q(0) = 0;
189 664e0f19 bellard
#if SHIFT == 1
190 664e0f19 bellard
        d->Q(1) = 0;
191 664e0f19 bellard
#endif
192 664e0f19 bellard
    } else {
193 664e0f19 bellard
        shift = s->B(0);
194 664e0f19 bellard
        d->Q(0) <<= shift;
195 664e0f19 bellard
#if SHIFT == 1
196 664e0f19 bellard
        d->Q(1) <<= shift;
197 664e0f19 bellard
#endif
198 664e0f19 bellard
    }
199 664e0f19 bellard
}
200 664e0f19 bellard
201 664e0f19 bellard
#if SHIFT == 1
202 5af45186 bellard
void glue(helper_psrldq, SUFFIX)(Reg *d, Reg *s)
203 664e0f19 bellard
{
204 664e0f19 bellard
    int shift, i;
205 664e0f19 bellard
206 664e0f19 bellard
    shift = s->L(0);
207 664e0f19 bellard
    if (shift > 16)
208 664e0f19 bellard
        shift = 16;
209 664e0f19 bellard
    for(i = 0; i < 16 - shift; i++)
210 664e0f19 bellard
        d->B(i) = d->B(i + shift);
211 664e0f19 bellard
    for(i = 16 - shift; i < 16; i++)
212 664e0f19 bellard
        d->B(i) = 0;
213 664e0f19 bellard
}
214 664e0f19 bellard
215 5af45186 bellard
void glue(helper_pslldq, SUFFIX)(Reg *d, Reg *s)
216 664e0f19 bellard
{
217 664e0f19 bellard
    int shift, i;
218 664e0f19 bellard
219 664e0f19 bellard
    shift = s->L(0);
220 664e0f19 bellard
    if (shift > 16)
221 664e0f19 bellard
        shift = 16;
222 664e0f19 bellard
    for(i = 15; i >= shift; i--)
223 664e0f19 bellard
        d->B(i) = d->B(i - shift);
224 664e0f19 bellard
    for(i = 0; i < shift; i++)
225 664e0f19 bellard
        d->B(i) = 0;
226 664e0f19 bellard
}
227 664e0f19 bellard
#endif
228 664e0f19 bellard
229 5af45186 bellard
#define SSE_HELPER_B(name, F)\
230 5af45186 bellard
void glue(name, SUFFIX) (Reg *d, Reg *s)\
231 664e0f19 bellard
{\
232 664e0f19 bellard
    d->B(0) = F(d->B(0), s->B(0));\
233 664e0f19 bellard
    d->B(1) = F(d->B(1), s->B(1));\
234 664e0f19 bellard
    d->B(2) = F(d->B(2), s->B(2));\
235 664e0f19 bellard
    d->B(3) = F(d->B(3), s->B(3));\
236 664e0f19 bellard
    d->B(4) = F(d->B(4), s->B(4));\
237 664e0f19 bellard
    d->B(5) = F(d->B(5), s->B(5));\
238 664e0f19 bellard
    d->B(6) = F(d->B(6), s->B(6));\
239 664e0f19 bellard
    d->B(7) = F(d->B(7), s->B(7));\
240 664e0f19 bellard
    XMM_ONLY(\
241 664e0f19 bellard
    d->B(8) = F(d->B(8), s->B(8));\
242 664e0f19 bellard
    d->B(9) = F(d->B(9), s->B(9));\
243 664e0f19 bellard
    d->B(10) = F(d->B(10), s->B(10));\
244 664e0f19 bellard
    d->B(11) = F(d->B(11), s->B(11));\
245 664e0f19 bellard
    d->B(12) = F(d->B(12), s->B(12));\
246 664e0f19 bellard
    d->B(13) = F(d->B(13), s->B(13));\
247 664e0f19 bellard
    d->B(14) = F(d->B(14), s->B(14));\
248 664e0f19 bellard
    d->B(15) = F(d->B(15), s->B(15));\
249 664e0f19 bellard
    )\
250 664e0f19 bellard
}
251 664e0f19 bellard
252 5af45186 bellard
#define SSE_HELPER_W(name, F)\
253 5af45186 bellard
void glue(name, SUFFIX) (Reg *d, Reg *s)\
254 664e0f19 bellard
{\
255 664e0f19 bellard
    d->W(0) = F(d->W(0), s->W(0));\
256 664e0f19 bellard
    d->W(1) = F(d->W(1), s->W(1));\
257 664e0f19 bellard
    d->W(2) = F(d->W(2), s->W(2));\
258 664e0f19 bellard
    d->W(3) = F(d->W(3), s->W(3));\
259 664e0f19 bellard
    XMM_ONLY(\
260 664e0f19 bellard
    d->W(4) = F(d->W(4), s->W(4));\
261 664e0f19 bellard
    d->W(5) = F(d->W(5), s->W(5));\
262 664e0f19 bellard
    d->W(6) = F(d->W(6), s->W(6));\
263 664e0f19 bellard
    d->W(7) = F(d->W(7), s->W(7));\
264 664e0f19 bellard
    )\
265 664e0f19 bellard
}
266 664e0f19 bellard
267 5af45186 bellard
#define SSE_HELPER_L(name, F)\
268 5af45186 bellard
void glue(name, SUFFIX) (Reg *d, Reg *s)\
269 664e0f19 bellard
{\
270 664e0f19 bellard
    d->L(0) = F(d->L(0), s->L(0));\
271 664e0f19 bellard
    d->L(1) = F(d->L(1), s->L(1));\
272 664e0f19 bellard
    XMM_ONLY(\
273 664e0f19 bellard
    d->L(2) = F(d->L(2), s->L(2));\
274 664e0f19 bellard
    d->L(3) = F(d->L(3), s->L(3));\
275 664e0f19 bellard
    )\
276 664e0f19 bellard
}
277 664e0f19 bellard
278 5af45186 bellard
#define SSE_HELPER_Q(name, F)\
279 5af45186 bellard
void glue(name, SUFFIX) (Reg *d, Reg *s)\
280 664e0f19 bellard
{\
281 664e0f19 bellard
    d->Q(0) = F(d->Q(0), s->Q(0));\
282 664e0f19 bellard
    XMM_ONLY(\
283 664e0f19 bellard
    d->Q(1) = F(d->Q(1), s->Q(1));\
284 664e0f19 bellard
    )\
285 664e0f19 bellard
}
286 664e0f19 bellard
287 664e0f19 bellard
#if SHIFT == 0
288 664e0f19 bellard
static inline int satub(int x)
289 664e0f19 bellard
{
290 664e0f19 bellard
    if (x < 0)
291 664e0f19 bellard
        return 0;
292 664e0f19 bellard
    else if (x > 255)
293 664e0f19 bellard
        return 255;
294 664e0f19 bellard
    else
295 664e0f19 bellard
        return x;
296 664e0f19 bellard
}
297 664e0f19 bellard
298 664e0f19 bellard
static inline int satuw(int x)
299 664e0f19 bellard
{
300 664e0f19 bellard
    if (x < 0)
301 664e0f19 bellard
        return 0;
302 664e0f19 bellard
    else if (x > 65535)
303 664e0f19 bellard
        return 65535;
304 664e0f19 bellard
    else
305 664e0f19 bellard
        return x;
306 664e0f19 bellard
}
307 664e0f19 bellard
308 664e0f19 bellard
static inline int satsb(int x)
309 664e0f19 bellard
{
310 664e0f19 bellard
    if (x < -128)
311 664e0f19 bellard
        return -128;
312 664e0f19 bellard
    else if (x > 127)
313 664e0f19 bellard
        return 127;
314 664e0f19 bellard
    else
315 664e0f19 bellard
        return x;
316 664e0f19 bellard
}
317 664e0f19 bellard
318 664e0f19 bellard
static inline int satsw(int x)
319 664e0f19 bellard
{
320 664e0f19 bellard
    if (x < -32768)
321 664e0f19 bellard
        return -32768;
322 664e0f19 bellard
    else if (x > 32767)
323 664e0f19 bellard
        return 32767;
324 664e0f19 bellard
    else
325 664e0f19 bellard
        return x;
326 664e0f19 bellard
}
327 664e0f19 bellard
328 664e0f19 bellard
#define FADD(a, b) ((a) + (b))
329 664e0f19 bellard
#define FADDUB(a, b) satub((a) + (b))
330 664e0f19 bellard
#define FADDUW(a, b) satuw((a) + (b))
331 664e0f19 bellard
#define FADDSB(a, b) satsb((int8_t)(a) + (int8_t)(b))
332 664e0f19 bellard
#define FADDSW(a, b) satsw((int16_t)(a) + (int16_t)(b))
333 664e0f19 bellard
334 664e0f19 bellard
#define FSUB(a, b) ((a) - (b))
335 664e0f19 bellard
#define FSUBUB(a, b) satub((a) - (b))
336 664e0f19 bellard
#define FSUBUW(a, b) satuw((a) - (b))
337 664e0f19 bellard
#define FSUBSB(a, b) satsb((int8_t)(a) - (int8_t)(b))
338 664e0f19 bellard
#define FSUBSW(a, b) satsw((int16_t)(a) - (int16_t)(b))
339 664e0f19 bellard
#define FMINUB(a, b) ((a) < (b)) ? (a) : (b)
340 664e0f19 bellard
#define FMINSW(a, b) ((int16_t)(a) < (int16_t)(b)) ? (a) : (b)
341 664e0f19 bellard
#define FMAXUB(a, b) ((a) > (b)) ? (a) : (b)
342 664e0f19 bellard
#define FMAXSW(a, b) ((int16_t)(a) > (int16_t)(b)) ? (a) : (b)
343 664e0f19 bellard
344 664e0f19 bellard
#define FAND(a, b) (a) & (b)
345 664e0f19 bellard
#define FANDN(a, b) ((~(a)) & (b))
346 664e0f19 bellard
#define FOR(a, b) (a) | (b)
347 664e0f19 bellard
#define FXOR(a, b) (a) ^ (b)
348 664e0f19 bellard
349 664e0f19 bellard
#define FCMPGTB(a, b) (int8_t)(a) > (int8_t)(b) ? -1 : 0
350 664e0f19 bellard
#define FCMPGTW(a, b) (int16_t)(a) > (int16_t)(b) ? -1 : 0
351 664e0f19 bellard
#define FCMPGTL(a, b) (int32_t)(a) > (int32_t)(b) ? -1 : 0
352 664e0f19 bellard
#define FCMPEQ(a, b) (a) == (b) ? -1 : 0
353 664e0f19 bellard
354 664e0f19 bellard
#define FMULLW(a, b) (a) * (b)
355 a35f3ec7 aurel32
#define FMULHRW(a, b) ((int16_t)(a) * (int16_t)(b) + 0x8000) >> 16
356 664e0f19 bellard
#define FMULHUW(a, b) (a) * (b) >> 16
357 664e0f19 bellard
#define FMULHW(a, b) (int16_t)(a) * (int16_t)(b) >> 16
358 664e0f19 bellard
359 664e0f19 bellard
#define FAVG(a, b) ((a) + (b) + 1) >> 1
360 664e0f19 bellard
#endif
361 664e0f19 bellard
362 5af45186 bellard
SSE_HELPER_B(helper_paddb, FADD)
363 5af45186 bellard
SSE_HELPER_W(helper_paddw, FADD)
364 5af45186 bellard
SSE_HELPER_L(helper_paddl, FADD)
365 5af45186 bellard
SSE_HELPER_Q(helper_paddq, FADD)
366 664e0f19 bellard
367 5af45186 bellard
SSE_HELPER_B(helper_psubb, FSUB)
368 5af45186 bellard
SSE_HELPER_W(helper_psubw, FSUB)
369 5af45186 bellard
SSE_HELPER_L(helper_psubl, FSUB)
370 5af45186 bellard
SSE_HELPER_Q(helper_psubq, FSUB)
371 664e0f19 bellard
372 5af45186 bellard
SSE_HELPER_B(helper_paddusb, FADDUB)
373 5af45186 bellard
SSE_HELPER_B(helper_paddsb, FADDSB)
374 5af45186 bellard
SSE_HELPER_B(helper_psubusb, FSUBUB)
375 5af45186 bellard
SSE_HELPER_B(helper_psubsb, FSUBSB)
376 664e0f19 bellard
377 5af45186 bellard
SSE_HELPER_W(helper_paddusw, FADDUW)
378 5af45186 bellard
SSE_HELPER_W(helper_paddsw, FADDSW)
379 5af45186 bellard
SSE_HELPER_W(helper_psubusw, FSUBUW)
380 5af45186 bellard
SSE_HELPER_W(helper_psubsw, FSUBSW)
381 664e0f19 bellard
382 5af45186 bellard
SSE_HELPER_B(helper_pminub, FMINUB)
383 5af45186 bellard
SSE_HELPER_B(helper_pmaxub, FMAXUB)
384 664e0f19 bellard
385 5af45186 bellard
SSE_HELPER_W(helper_pminsw, FMINSW)
386 5af45186 bellard
SSE_HELPER_W(helper_pmaxsw, FMAXSW)
387 664e0f19 bellard
388 5af45186 bellard
SSE_HELPER_Q(helper_pand, FAND)
389 5af45186 bellard
SSE_HELPER_Q(helper_pandn, FANDN)
390 5af45186 bellard
SSE_HELPER_Q(helper_por, FOR)
391 5af45186 bellard
SSE_HELPER_Q(helper_pxor, FXOR)
392 664e0f19 bellard
393 5af45186 bellard
SSE_HELPER_B(helper_pcmpgtb, FCMPGTB)
394 5af45186 bellard
SSE_HELPER_W(helper_pcmpgtw, FCMPGTW)
395 5af45186 bellard
SSE_HELPER_L(helper_pcmpgtl, FCMPGTL)
396 664e0f19 bellard
397 5af45186 bellard
SSE_HELPER_B(helper_pcmpeqb, FCMPEQ)
398 5af45186 bellard
SSE_HELPER_W(helper_pcmpeqw, FCMPEQ)
399 5af45186 bellard
SSE_HELPER_L(helper_pcmpeql, FCMPEQ)
400 664e0f19 bellard
401 5af45186 bellard
SSE_HELPER_W(helper_pmullw, FMULLW)
402 a35f3ec7 aurel32
#if SHIFT == 0
403 5af45186 bellard
SSE_HELPER_W(helper_pmulhrw, FMULHRW)
404 a35f3ec7 aurel32
#endif
405 5af45186 bellard
SSE_HELPER_W(helper_pmulhuw, FMULHUW)
406 5af45186 bellard
SSE_HELPER_W(helper_pmulhw, FMULHW)
407 664e0f19 bellard
408 5af45186 bellard
SSE_HELPER_B(helper_pavgb, FAVG)
409 5af45186 bellard
SSE_HELPER_W(helper_pavgw, FAVG)
410 664e0f19 bellard
411 5af45186 bellard
void glue(helper_pmuludq, SUFFIX) (Reg *d, Reg *s)
412 664e0f19 bellard
{
413 664e0f19 bellard
    d->Q(0) = (uint64_t)s->L(0) * (uint64_t)d->L(0);
414 664e0f19 bellard
#if SHIFT == 1
415 664e0f19 bellard
    d->Q(1) = (uint64_t)s->L(2) * (uint64_t)d->L(2);
416 664e0f19 bellard
#endif
417 664e0f19 bellard
}
418 664e0f19 bellard
419 5af45186 bellard
void glue(helper_pmaddwd, SUFFIX) (Reg *d, Reg *s)
420 664e0f19 bellard
{
421 664e0f19 bellard
    int i;
422 664e0f19 bellard
423 664e0f19 bellard
    for(i = 0; i < (2 << SHIFT); i++) {
424 664e0f19 bellard
        d->L(i) = (int16_t)s->W(2*i) * (int16_t)d->W(2*i) +
425 664e0f19 bellard
            (int16_t)s->W(2*i+1) * (int16_t)d->W(2*i+1);
426 664e0f19 bellard
    }
427 664e0f19 bellard
}
428 664e0f19 bellard
429 664e0f19 bellard
#if SHIFT == 0
430 664e0f19 bellard
static inline int abs1(int a)
431 664e0f19 bellard
{
432 664e0f19 bellard
    if (a < 0)
433 664e0f19 bellard
        return -a;
434 664e0f19 bellard
    else
435 664e0f19 bellard
        return a;
436 664e0f19 bellard
}
437 664e0f19 bellard
#endif
438 5af45186 bellard
void glue(helper_psadbw, SUFFIX) (Reg *d, Reg *s)
439 664e0f19 bellard
{
440 664e0f19 bellard
    unsigned int val;
441 664e0f19 bellard
442 664e0f19 bellard
    val = 0;
443 664e0f19 bellard
    val += abs1(d->B(0) - s->B(0));
444 664e0f19 bellard
    val += abs1(d->B(1) - s->B(1));
445 664e0f19 bellard
    val += abs1(d->B(2) - s->B(2));
446 664e0f19 bellard
    val += abs1(d->B(3) - s->B(3));
447 664e0f19 bellard
    val += abs1(d->B(4) - s->B(4));
448 664e0f19 bellard
    val += abs1(d->B(5) - s->B(5));
449 664e0f19 bellard
    val += abs1(d->B(6) - s->B(6));
450 664e0f19 bellard
    val += abs1(d->B(7) - s->B(7));
451 664e0f19 bellard
    d->Q(0) = val;
452 664e0f19 bellard
#if SHIFT == 1
453 664e0f19 bellard
    val = 0;
454 664e0f19 bellard
    val += abs1(d->B(8) - s->B(8));
455 664e0f19 bellard
    val += abs1(d->B(9) - s->B(9));
456 664e0f19 bellard
    val += abs1(d->B(10) - s->B(10));
457 664e0f19 bellard
    val += abs1(d->B(11) - s->B(11));
458 664e0f19 bellard
    val += abs1(d->B(12) - s->B(12));
459 664e0f19 bellard
    val += abs1(d->B(13) - s->B(13));
460 664e0f19 bellard
    val += abs1(d->B(14) - s->B(14));
461 664e0f19 bellard
    val += abs1(d->B(15) - s->B(15));
462 664e0f19 bellard
    d->Q(1) = val;
463 664e0f19 bellard
#endif
464 664e0f19 bellard
}
465 664e0f19 bellard
466 b8b6a50b bellard
void glue(helper_maskmov, SUFFIX) (Reg *d, Reg *s, target_ulong a0)
467 664e0f19 bellard
{
468 664e0f19 bellard
    int i;
469 664e0f19 bellard
    for(i = 0; i < (8 << SHIFT); i++) {
470 664e0f19 bellard
        if (s->B(i) & 0x80)
471 b8b6a50b bellard
            stb(a0 + i, d->B(i));
472 664e0f19 bellard
    }
473 664e0f19 bellard
}
474 664e0f19 bellard
475 5af45186 bellard
void glue(helper_movl_mm_T0, SUFFIX) (Reg *d, uint32_t val)
476 664e0f19 bellard
{
477 5af45186 bellard
    d->L(0) = val;
478 664e0f19 bellard
    d->L(1) = 0;
479 664e0f19 bellard
#if SHIFT == 1
480 664e0f19 bellard
    d->Q(1) = 0;
481 664e0f19 bellard
#endif
482 664e0f19 bellard
}
483 664e0f19 bellard
484 dabd98dd bellard
#ifdef TARGET_X86_64
485 5af45186 bellard
void glue(helper_movq_mm_T0, SUFFIX) (Reg *d, uint64_t val)
486 dabd98dd bellard
{
487 5af45186 bellard
    d->Q(0) = val;
488 dabd98dd bellard
#if SHIFT == 1
489 dabd98dd bellard
    d->Q(1) = 0;
490 dabd98dd bellard
#endif
491 dabd98dd bellard
}
492 dabd98dd bellard
#endif
493 dabd98dd bellard
494 664e0f19 bellard
#if SHIFT == 0
495 5af45186 bellard
void glue(helper_pshufw, SUFFIX) (Reg *d, Reg *s, int order)
496 664e0f19 bellard
{
497 5af45186 bellard
    Reg r;
498 664e0f19 bellard
    r.W(0) = s->W(order & 3);
499 664e0f19 bellard
    r.W(1) = s->W((order >> 2) & 3);
500 664e0f19 bellard
    r.W(2) = s->W((order >> 4) & 3);
501 664e0f19 bellard
    r.W(3) = s->W((order >> 6) & 3);
502 664e0f19 bellard
    *d = r;
503 664e0f19 bellard
}
504 664e0f19 bellard
#else
505 5af45186 bellard
void helper_shufps(Reg *d, Reg *s, int order)
506 d52cf7a6 bellard
{
507 5af45186 bellard
    Reg r;
508 d52cf7a6 bellard
    r.L(0) = d->L(order & 3);
509 d52cf7a6 bellard
    r.L(1) = d->L((order >> 2) & 3);
510 d52cf7a6 bellard
    r.L(2) = s->L((order >> 4) & 3);
511 d52cf7a6 bellard
    r.L(3) = s->L((order >> 6) & 3);
512 d52cf7a6 bellard
    *d = r;
513 d52cf7a6 bellard
}
514 d52cf7a6 bellard
515 5af45186 bellard
void helper_shufpd(Reg *d, Reg *s, int order)
516 664e0f19 bellard
{
517 5af45186 bellard
    Reg r;
518 d52cf7a6 bellard
    r.Q(0) = d->Q(order & 1);
519 664e0f19 bellard
    r.Q(1) = s->Q((order >> 1) & 1);
520 664e0f19 bellard
    *d = r;
521 664e0f19 bellard
}
522 664e0f19 bellard
523 5af45186 bellard
void glue(helper_pshufd, SUFFIX) (Reg *d, Reg *s, int order)
524 664e0f19 bellard
{
525 5af45186 bellard
    Reg r;
526 664e0f19 bellard
    r.L(0) = s->L(order & 3);
527 664e0f19 bellard
    r.L(1) = s->L((order >> 2) & 3);
528 664e0f19 bellard
    r.L(2) = s->L((order >> 4) & 3);
529 664e0f19 bellard
    r.L(3) = s->L((order >> 6) & 3);
530 664e0f19 bellard
    *d = r;
531 664e0f19 bellard
}
532 664e0f19 bellard
533 5af45186 bellard
void glue(helper_pshuflw, SUFFIX) (Reg *d, Reg *s, int order)
534 664e0f19 bellard
{
535 5af45186 bellard
    Reg r;
536 664e0f19 bellard
    r.W(0) = s->W(order & 3);
537 664e0f19 bellard
    r.W(1) = s->W((order >> 2) & 3);
538 664e0f19 bellard
    r.W(2) = s->W((order >> 4) & 3);
539 664e0f19 bellard
    r.W(3) = s->W((order >> 6) & 3);
540 664e0f19 bellard
    r.Q(1) = s->Q(1);
541 664e0f19 bellard
    *d = r;
542 664e0f19 bellard
}
543 664e0f19 bellard
544 5af45186 bellard
void glue(helper_pshufhw, SUFFIX) (Reg *d, Reg *s, int order)
545 664e0f19 bellard
{
546 5af45186 bellard
    Reg r;
547 664e0f19 bellard
    r.Q(0) = s->Q(0);
548 664e0f19 bellard
    r.W(4) = s->W(4 + (order & 3));
549 664e0f19 bellard
    r.W(5) = s->W(4 + ((order >> 2) & 3));
550 664e0f19 bellard
    r.W(6) = s->W(4 + ((order >> 4) & 3));
551 664e0f19 bellard
    r.W(7) = s->W(4 + ((order >> 6) & 3));
552 664e0f19 bellard
    *d = r;
553 664e0f19 bellard
}
554 664e0f19 bellard
#endif
555 664e0f19 bellard
556 664e0f19 bellard
#if SHIFT == 1
557 664e0f19 bellard
/* FPU ops */
558 664e0f19 bellard
/* XXX: not accurate */
559 664e0f19 bellard
560 5af45186 bellard
#define SSE_HELPER_S(name, F)\
561 5af45186 bellard
void helper_ ## name ## ps (Reg *d, Reg *s)\
562 664e0f19 bellard
{\
563 7a0e1f41 bellard
    d->XMM_S(0) = F(32, d->XMM_S(0), s->XMM_S(0));\
564 7a0e1f41 bellard
    d->XMM_S(1) = F(32, d->XMM_S(1), s->XMM_S(1));\
565 7a0e1f41 bellard
    d->XMM_S(2) = F(32, d->XMM_S(2), s->XMM_S(2));\
566 7a0e1f41 bellard
    d->XMM_S(3) = F(32, d->XMM_S(3), s->XMM_S(3));\
567 664e0f19 bellard
}\
568 664e0f19 bellard
\
569 5af45186 bellard
void helper_ ## name ## ss (Reg *d, Reg *s)\
570 664e0f19 bellard
{\
571 7a0e1f41 bellard
    d->XMM_S(0) = F(32, d->XMM_S(0), s->XMM_S(0));\
572 664e0f19 bellard
}\
573 5af45186 bellard
void helper_ ## name ## pd (Reg *d, Reg *s)\
574 664e0f19 bellard
{\
575 7a0e1f41 bellard
    d->XMM_D(0) = F(64, d->XMM_D(0), s->XMM_D(0));\
576 7a0e1f41 bellard
    d->XMM_D(1) = F(64, d->XMM_D(1), s->XMM_D(1));\
577 664e0f19 bellard
}\
578 664e0f19 bellard
\
579 5af45186 bellard
void helper_ ## name ## sd (Reg *d, Reg *s)\
580 664e0f19 bellard
{\
581 7a0e1f41 bellard
    d->XMM_D(0) = F(64, d->XMM_D(0), s->XMM_D(0));\
582 664e0f19 bellard
}
583 664e0f19 bellard
584 7a0e1f41 bellard
#define FPU_ADD(size, a, b) float ## size ## _add(a, b, &env->sse_status)
585 7a0e1f41 bellard
#define FPU_SUB(size, a, b) float ## size ## _sub(a, b, &env->sse_status)
586 7a0e1f41 bellard
#define FPU_MUL(size, a, b) float ## size ## _mul(a, b, &env->sse_status)
587 7a0e1f41 bellard
#define FPU_DIV(size, a, b) float ## size ## _div(a, b, &env->sse_status)
588 7a0e1f41 bellard
#define FPU_MIN(size, a, b) (a) < (b) ? (a) : (b)
589 7a0e1f41 bellard
#define FPU_MAX(size, a, b) (a) > (b) ? (a) : (b)
590 7a0e1f41 bellard
#define FPU_SQRT(size, a, b) float ## size ## _sqrt(b, &env->sse_status)
591 664e0f19 bellard
592 5af45186 bellard
SSE_HELPER_S(add, FPU_ADD)
593 5af45186 bellard
SSE_HELPER_S(sub, FPU_SUB)
594 5af45186 bellard
SSE_HELPER_S(mul, FPU_MUL)
595 5af45186 bellard
SSE_HELPER_S(div, FPU_DIV)
596 5af45186 bellard
SSE_HELPER_S(min, FPU_MIN)
597 5af45186 bellard
SSE_HELPER_S(max, FPU_MAX)
598 5af45186 bellard
SSE_HELPER_S(sqrt, FPU_SQRT)
599 664e0f19 bellard
600 664e0f19 bellard
601 664e0f19 bellard
/* float to float conversions */
602 5af45186 bellard
void helper_cvtps2pd(Reg *d, Reg *s)
603 664e0f19 bellard
{
604 8422b113 bellard
    float32 s0, s1;
605 664e0f19 bellard
    s0 = s->XMM_S(0);
606 664e0f19 bellard
    s1 = s->XMM_S(1);
607 7a0e1f41 bellard
    d->XMM_D(0) = float32_to_float64(s0, &env->sse_status);
608 7a0e1f41 bellard
    d->XMM_D(1) = float32_to_float64(s1, &env->sse_status);
609 664e0f19 bellard
}
610 664e0f19 bellard
611 5af45186 bellard
void helper_cvtpd2ps(Reg *d, Reg *s)
612 664e0f19 bellard
{
613 7a0e1f41 bellard
    d->XMM_S(0) = float64_to_float32(s->XMM_D(0), &env->sse_status);
614 7a0e1f41 bellard
    d->XMM_S(1) = float64_to_float32(s->XMM_D(1), &env->sse_status);
615 664e0f19 bellard
    d->Q(1) = 0;
616 664e0f19 bellard
}
617 664e0f19 bellard
618 5af45186 bellard
void helper_cvtss2sd(Reg *d, Reg *s)
619 664e0f19 bellard
{
620 7a0e1f41 bellard
    d->XMM_D(0) = float32_to_float64(s->XMM_S(0), &env->sse_status);
621 664e0f19 bellard
}
622 664e0f19 bellard
623 5af45186 bellard
void helper_cvtsd2ss(Reg *d, Reg *s)
624 664e0f19 bellard
{
625 7a0e1f41 bellard
    d->XMM_S(0) = float64_to_float32(s->XMM_D(0), &env->sse_status);
626 664e0f19 bellard
}
627 664e0f19 bellard
628 664e0f19 bellard
/* integer to float */
629 5af45186 bellard
void helper_cvtdq2ps(Reg *d, Reg *s)
630 664e0f19 bellard
{
631 7a0e1f41 bellard
    d->XMM_S(0) = int32_to_float32(s->XMM_L(0), &env->sse_status);
632 7a0e1f41 bellard
    d->XMM_S(1) = int32_to_float32(s->XMM_L(1), &env->sse_status);
633 7a0e1f41 bellard
    d->XMM_S(2) = int32_to_float32(s->XMM_L(2), &env->sse_status);
634 7a0e1f41 bellard
    d->XMM_S(3) = int32_to_float32(s->XMM_L(3), &env->sse_status);
635 664e0f19 bellard
}
636 664e0f19 bellard
637 5af45186 bellard
void helper_cvtdq2pd(Reg *d, Reg *s)
638 664e0f19 bellard
{
639 664e0f19 bellard
    int32_t l0, l1;
640 664e0f19 bellard
    l0 = (int32_t)s->XMM_L(0);
641 664e0f19 bellard
    l1 = (int32_t)s->XMM_L(1);
642 7a0e1f41 bellard
    d->XMM_D(0) = int32_to_float64(l0, &env->sse_status);
643 7a0e1f41 bellard
    d->XMM_D(1) = int32_to_float64(l1, &env->sse_status);
644 664e0f19 bellard
}
645 664e0f19 bellard
646 5af45186 bellard
void helper_cvtpi2ps(XMMReg *d, MMXReg *s)
647 664e0f19 bellard
{
648 7a0e1f41 bellard
    d->XMM_S(0) = int32_to_float32(s->MMX_L(0), &env->sse_status);
649 7a0e1f41 bellard
    d->XMM_S(1) = int32_to_float32(s->MMX_L(1), &env->sse_status);
650 664e0f19 bellard
}
651 664e0f19 bellard
652 5af45186 bellard
void helper_cvtpi2pd(XMMReg *d, MMXReg *s)
653 664e0f19 bellard
{
654 7a0e1f41 bellard
    d->XMM_D(0) = int32_to_float64(s->MMX_L(0), &env->sse_status);
655 7a0e1f41 bellard
    d->XMM_D(1) = int32_to_float64(s->MMX_L(1), &env->sse_status);
656 664e0f19 bellard
}
657 664e0f19 bellard
658 5af45186 bellard
void helper_cvtsi2ss(XMMReg *d, uint32_t val)
659 664e0f19 bellard
{
660 5af45186 bellard
    d->XMM_S(0) = int32_to_float32(val, &env->sse_status);
661 664e0f19 bellard
}
662 664e0f19 bellard
663 5af45186 bellard
void helper_cvtsi2sd(XMMReg *d, uint32_t val)
664 664e0f19 bellard
{
665 5af45186 bellard
    d->XMM_D(0) = int32_to_float64(val, &env->sse_status);
666 664e0f19 bellard
}
667 664e0f19 bellard
668 664e0f19 bellard
#ifdef TARGET_X86_64
669 5af45186 bellard
void helper_cvtsq2ss(XMMReg *d, uint64_t val)
670 664e0f19 bellard
{
671 5af45186 bellard
    d->XMM_S(0) = int64_to_float32(val, &env->sse_status);
672 664e0f19 bellard
}
673 664e0f19 bellard
674 5af45186 bellard
void helper_cvtsq2sd(XMMReg *d, uint64_t val)
675 664e0f19 bellard
{
676 5af45186 bellard
    d->XMM_D(0) = int64_to_float64(val, &env->sse_status);
677 664e0f19 bellard
}
678 664e0f19 bellard
#endif
679 664e0f19 bellard
680 664e0f19 bellard
/* float to integer */
681 5af45186 bellard
void helper_cvtps2dq(XMMReg *d, XMMReg *s)
682 664e0f19 bellard
{
683 7a0e1f41 bellard
    d->XMM_L(0) = float32_to_int32(s->XMM_S(0), &env->sse_status);
684 7a0e1f41 bellard
    d->XMM_L(1) = float32_to_int32(s->XMM_S(1), &env->sse_status);
685 7a0e1f41 bellard
    d->XMM_L(2) = float32_to_int32(s->XMM_S(2), &env->sse_status);
686 7a0e1f41 bellard
    d->XMM_L(3) = float32_to_int32(s->XMM_S(3), &env->sse_status);
687 664e0f19 bellard
}
688 664e0f19 bellard
689 5af45186 bellard
void helper_cvtpd2dq(XMMReg *d, XMMReg *s)
690 664e0f19 bellard
{
691 7a0e1f41 bellard
    d->XMM_L(0) = float64_to_int32(s->XMM_D(0), &env->sse_status);
692 7a0e1f41 bellard
    d->XMM_L(1) = float64_to_int32(s->XMM_D(1), &env->sse_status);
693 664e0f19 bellard
    d->XMM_Q(1) = 0;
694 664e0f19 bellard
}
695 664e0f19 bellard
696 5af45186 bellard
void helper_cvtps2pi(MMXReg *d, XMMReg *s)
697 664e0f19 bellard
{
698 7a0e1f41 bellard
    d->MMX_L(0) = float32_to_int32(s->XMM_S(0), &env->sse_status);
699 7a0e1f41 bellard
    d->MMX_L(1) = float32_to_int32(s->XMM_S(1), &env->sse_status);
700 664e0f19 bellard
}
701 664e0f19 bellard
702 5af45186 bellard
void helper_cvtpd2pi(MMXReg *d, XMMReg *s)
703 664e0f19 bellard
{
704 7a0e1f41 bellard
    d->MMX_L(0) = float64_to_int32(s->XMM_D(0), &env->sse_status);
705 7a0e1f41 bellard
    d->MMX_L(1) = float64_to_int32(s->XMM_D(1), &env->sse_status);
706 664e0f19 bellard
}
707 664e0f19 bellard
708 5af45186 bellard
int32_t helper_cvtss2si(XMMReg *s)
709 664e0f19 bellard
{
710 5af45186 bellard
    return float32_to_int32(s->XMM_S(0), &env->sse_status);
711 664e0f19 bellard
}
712 664e0f19 bellard
713 5af45186 bellard
int32_t helper_cvtsd2si(XMMReg *s)
714 664e0f19 bellard
{
715 5af45186 bellard
    return float64_to_int32(s->XMM_D(0), &env->sse_status);
716 664e0f19 bellard
}
717 664e0f19 bellard
718 664e0f19 bellard
#ifdef TARGET_X86_64
719 5af45186 bellard
int64_t helper_cvtss2sq(XMMReg *s)
720 664e0f19 bellard
{
721 5af45186 bellard
    return float32_to_int64(s->XMM_S(0), &env->sse_status);
722 664e0f19 bellard
}
723 664e0f19 bellard
724 5af45186 bellard
int64_t helper_cvtsd2sq(XMMReg *s)
725 664e0f19 bellard
{
726 5af45186 bellard
    return float64_to_int64(s->XMM_D(0), &env->sse_status);
727 664e0f19 bellard
}
728 664e0f19 bellard
#endif
729 664e0f19 bellard
730 664e0f19 bellard
/* float to integer truncated */
731 5af45186 bellard
void helper_cvttps2dq(XMMReg *d, XMMReg *s)
732 664e0f19 bellard
{
733 7a0e1f41 bellard
    d->XMM_L(0) = float32_to_int32_round_to_zero(s->XMM_S(0), &env->sse_status);
734 7a0e1f41 bellard
    d->XMM_L(1) = float32_to_int32_round_to_zero(s->XMM_S(1), &env->sse_status);
735 7a0e1f41 bellard
    d->XMM_L(2) = float32_to_int32_round_to_zero(s->XMM_S(2), &env->sse_status);
736 7a0e1f41 bellard
    d->XMM_L(3) = float32_to_int32_round_to_zero(s->XMM_S(3), &env->sse_status);
737 664e0f19 bellard
}
738 664e0f19 bellard
739 5af45186 bellard
void helper_cvttpd2dq(XMMReg *d, XMMReg *s)
740 664e0f19 bellard
{
741 7a0e1f41 bellard
    d->XMM_L(0) = float64_to_int32_round_to_zero(s->XMM_D(0), &env->sse_status);
742 7a0e1f41 bellard
    d->XMM_L(1) = float64_to_int32_round_to_zero(s->XMM_D(1), &env->sse_status);
743 664e0f19 bellard
    d->XMM_Q(1) = 0;
744 664e0f19 bellard
}
745 664e0f19 bellard
746 5af45186 bellard
void helper_cvttps2pi(MMXReg *d, XMMReg *s)
747 664e0f19 bellard
{
748 7a0e1f41 bellard
    d->MMX_L(0) = float32_to_int32_round_to_zero(s->XMM_S(0), &env->sse_status);
749 7a0e1f41 bellard
    d->MMX_L(1) = float32_to_int32_round_to_zero(s->XMM_S(1), &env->sse_status);
750 664e0f19 bellard
}
751 664e0f19 bellard
752 5af45186 bellard
void helper_cvttpd2pi(MMXReg *d, XMMReg *s)
753 664e0f19 bellard
{
754 7a0e1f41 bellard
    d->MMX_L(0) = float64_to_int32_round_to_zero(s->XMM_D(0), &env->sse_status);
755 7a0e1f41 bellard
    d->MMX_L(1) = float64_to_int32_round_to_zero(s->XMM_D(1), &env->sse_status);
756 664e0f19 bellard
}
757 664e0f19 bellard
758 5af45186 bellard
int32_t helper_cvttss2si(XMMReg *s)
759 664e0f19 bellard
{
760 5af45186 bellard
    return float32_to_int32_round_to_zero(s->XMM_S(0), &env->sse_status);
761 664e0f19 bellard
}
762 664e0f19 bellard
763 5af45186 bellard
int32_t helper_cvttsd2si(XMMReg *s)
764 664e0f19 bellard
{
765 5af45186 bellard
    return float64_to_int32_round_to_zero(s->XMM_D(0), &env->sse_status);
766 664e0f19 bellard
}
767 664e0f19 bellard
768 664e0f19 bellard
#ifdef TARGET_X86_64
769 5af45186 bellard
int64_t helper_cvttss2sq(XMMReg *s)
770 664e0f19 bellard
{
771 5af45186 bellard
    return float32_to_int64_round_to_zero(s->XMM_S(0), &env->sse_status);
772 664e0f19 bellard
}
773 664e0f19 bellard
774 5af45186 bellard
int64_t helper_cvttsd2sq(XMMReg *s)
775 664e0f19 bellard
{
776 5af45186 bellard
    return float64_to_int64_round_to_zero(s->XMM_D(0), &env->sse_status);
777 664e0f19 bellard
}
778 664e0f19 bellard
#endif
779 664e0f19 bellard
780 5af45186 bellard
void helper_rsqrtps(XMMReg *d, XMMReg *s)
781 664e0f19 bellard
{
782 664e0f19 bellard
    d->XMM_S(0) = approx_rsqrt(s->XMM_S(0));
783 664e0f19 bellard
    d->XMM_S(1) = approx_rsqrt(s->XMM_S(1));
784 664e0f19 bellard
    d->XMM_S(2) = approx_rsqrt(s->XMM_S(2));
785 664e0f19 bellard
    d->XMM_S(3) = approx_rsqrt(s->XMM_S(3));
786 664e0f19 bellard
}
787 664e0f19 bellard
788 5af45186 bellard
void helper_rsqrtss(XMMReg *d, XMMReg *s)
789 664e0f19 bellard
{
790 664e0f19 bellard
    d->XMM_S(0) = approx_rsqrt(s->XMM_S(0));
791 664e0f19 bellard
}
792 664e0f19 bellard
793 5af45186 bellard
void helper_rcpps(XMMReg *d, XMMReg *s)
794 664e0f19 bellard
{
795 664e0f19 bellard
    d->XMM_S(0) = approx_rcp(s->XMM_S(0));
796 664e0f19 bellard
    d->XMM_S(1) = approx_rcp(s->XMM_S(1));
797 664e0f19 bellard
    d->XMM_S(2) = approx_rcp(s->XMM_S(2));
798 664e0f19 bellard
    d->XMM_S(3) = approx_rcp(s->XMM_S(3));
799 664e0f19 bellard
}
800 664e0f19 bellard
801 5af45186 bellard
void helper_rcpss(XMMReg *d, XMMReg *s)
802 664e0f19 bellard
{
803 664e0f19 bellard
    d->XMM_S(0) = approx_rcp(s->XMM_S(0));
804 664e0f19 bellard
}
805 664e0f19 bellard
806 5af45186 bellard
void helper_haddps(XMMReg *d, XMMReg *s)
807 664e0f19 bellard
{
808 664e0f19 bellard
    XMMReg r;
809 664e0f19 bellard
    r.XMM_S(0) = d->XMM_S(0) + d->XMM_S(1);
810 664e0f19 bellard
    r.XMM_S(1) = d->XMM_S(2) + d->XMM_S(3);
811 664e0f19 bellard
    r.XMM_S(2) = s->XMM_S(0) + s->XMM_S(1);
812 664e0f19 bellard
    r.XMM_S(3) = s->XMM_S(2) + s->XMM_S(3);
813 664e0f19 bellard
    *d = r;
814 664e0f19 bellard
}
815 664e0f19 bellard
816 5af45186 bellard
void helper_haddpd(XMMReg *d, XMMReg *s)
817 664e0f19 bellard
{
818 664e0f19 bellard
    XMMReg r;
819 664e0f19 bellard
    r.XMM_D(0) = d->XMM_D(0) + d->XMM_D(1);
820 664e0f19 bellard
    r.XMM_D(1) = s->XMM_D(0) + s->XMM_D(1);
821 664e0f19 bellard
    *d = r;
822 664e0f19 bellard
}
823 664e0f19 bellard
824 5af45186 bellard
void helper_hsubps(XMMReg *d, XMMReg *s)
825 664e0f19 bellard
{
826 664e0f19 bellard
    XMMReg r;
827 664e0f19 bellard
    r.XMM_S(0) = d->XMM_S(0) - d->XMM_S(1);
828 664e0f19 bellard
    r.XMM_S(1) = d->XMM_S(2) - d->XMM_S(3);
829 664e0f19 bellard
    r.XMM_S(2) = s->XMM_S(0) - s->XMM_S(1);
830 664e0f19 bellard
    r.XMM_S(3) = s->XMM_S(2) - s->XMM_S(3);
831 664e0f19 bellard
    *d = r;
832 664e0f19 bellard
}
833 664e0f19 bellard
834 5af45186 bellard
void helper_hsubpd(XMMReg *d, XMMReg *s)
835 664e0f19 bellard
{
836 664e0f19 bellard
    XMMReg r;
837 664e0f19 bellard
    r.XMM_D(0) = d->XMM_D(0) - d->XMM_D(1);
838 664e0f19 bellard
    r.XMM_D(1) = s->XMM_D(0) - s->XMM_D(1);
839 664e0f19 bellard
    *d = r;
840 664e0f19 bellard
}
841 664e0f19 bellard
842 5af45186 bellard
void helper_addsubps(XMMReg *d, XMMReg *s)
843 664e0f19 bellard
{
844 664e0f19 bellard
    d->XMM_S(0) = d->XMM_S(0) - s->XMM_S(0);
845 664e0f19 bellard
    d->XMM_S(1) = d->XMM_S(1) + s->XMM_S(1);
846 664e0f19 bellard
    d->XMM_S(2) = d->XMM_S(2) - s->XMM_S(2);
847 664e0f19 bellard
    d->XMM_S(3) = d->XMM_S(3) + s->XMM_S(3);
848 664e0f19 bellard
}
849 664e0f19 bellard
850 5af45186 bellard
void helper_addsubpd(XMMReg *d, XMMReg *s)
851 664e0f19 bellard
{
852 664e0f19 bellard
    d->XMM_D(0) = d->XMM_D(0) - s->XMM_D(0);
853 664e0f19 bellard
    d->XMM_D(1) = d->XMM_D(1) + s->XMM_D(1);
854 664e0f19 bellard
}
855 664e0f19 bellard
856 664e0f19 bellard
/* XXX: unordered */
857 5af45186 bellard
#define SSE_HELPER_CMP(name, F)\
858 5af45186 bellard
void helper_ ## name ## ps (Reg *d, Reg *s)\
859 664e0f19 bellard
{\
860 8422b113 bellard
    d->XMM_L(0) = F(32, d->XMM_S(0), s->XMM_S(0));\
861 8422b113 bellard
    d->XMM_L(1) = F(32, d->XMM_S(1), s->XMM_S(1));\
862 8422b113 bellard
    d->XMM_L(2) = F(32, d->XMM_S(2), s->XMM_S(2));\
863 8422b113 bellard
    d->XMM_L(3) = F(32, d->XMM_S(3), s->XMM_S(3));\
864 664e0f19 bellard
}\
865 664e0f19 bellard
\
866 5af45186 bellard
void helper_ ## name ## ss (Reg *d, Reg *s)\
867 664e0f19 bellard
{\
868 8422b113 bellard
    d->XMM_L(0) = F(32, d->XMM_S(0), s->XMM_S(0));\
869 664e0f19 bellard
}\
870 5af45186 bellard
void helper_ ## name ## pd (Reg *d, Reg *s)\
871 664e0f19 bellard
{\
872 8422b113 bellard
    d->XMM_Q(0) = F(64, d->XMM_D(0), s->XMM_D(0));\
873 8422b113 bellard
    d->XMM_Q(1) = F(64, d->XMM_D(1), s->XMM_D(1));\
874 664e0f19 bellard
}\
875 664e0f19 bellard
\
876 5af45186 bellard
void helper_ ## name ## sd (Reg *d, Reg *s)\
877 664e0f19 bellard
{\
878 8422b113 bellard
    d->XMM_Q(0) = F(64, d->XMM_D(0), s->XMM_D(0));\
879 664e0f19 bellard
}
880 664e0f19 bellard
881 8422b113 bellard
#define FPU_CMPEQ(size, a, b) float ## size ## _eq(a, b, &env->sse_status) ? -1 : 0
882 8422b113 bellard
#define FPU_CMPLT(size, a, b) float ## size ## _lt(a, b, &env->sse_status) ? -1 : 0
883 8422b113 bellard
#define FPU_CMPLE(size, a, b) float ## size ## _le(a, b, &env->sse_status) ? -1 : 0
884 8422b113 bellard
#define FPU_CMPUNORD(size, a, b) float ## size ## _unordered(a, b, &env->sse_status) ? - 1 : 0
885 8422b113 bellard
#define FPU_CMPNEQ(size, a, b) float ## size ## _eq(a, b, &env->sse_status) ? 0 : -1
886 8422b113 bellard
#define FPU_CMPNLT(size, a, b) float ## size ## _lt(a, b, &env->sse_status) ? 0 : -1
887 8422b113 bellard
#define FPU_CMPNLE(size, a, b) float ## size ## _le(a, b, &env->sse_status) ? 0 : -1
888 8422b113 bellard
#define FPU_CMPORD(size, a, b) float ## size ## _unordered(a, b, &env->sse_status) ? 0 : -1
889 664e0f19 bellard
890 5af45186 bellard
SSE_HELPER_CMP(cmpeq, FPU_CMPEQ)
891 5af45186 bellard
SSE_HELPER_CMP(cmplt, FPU_CMPLT)
892 5af45186 bellard
SSE_HELPER_CMP(cmple, FPU_CMPLE)
893 5af45186 bellard
SSE_HELPER_CMP(cmpunord, FPU_CMPUNORD)
894 5af45186 bellard
SSE_HELPER_CMP(cmpneq, FPU_CMPNEQ)
895 5af45186 bellard
SSE_HELPER_CMP(cmpnlt, FPU_CMPNLT)
896 5af45186 bellard
SSE_HELPER_CMP(cmpnle, FPU_CMPNLE)
897 5af45186 bellard
SSE_HELPER_CMP(cmpord, FPU_CMPORD)
898 664e0f19 bellard
899 43fb823b bellard
const int comis_eflags[4] = {CC_C, CC_Z, 0, CC_Z | CC_P | CC_C};
900 43fb823b bellard
901 5af45186 bellard
void helper_ucomiss(Reg *d, Reg *s)
902 664e0f19 bellard
{
903 43fb823b bellard
    int ret;
904 8422b113 bellard
    float32 s0, s1;
905 664e0f19 bellard
906 664e0f19 bellard
    s0 = d->XMM_S(0);
907 664e0f19 bellard
    s1 = s->XMM_S(0);
908 43fb823b bellard
    ret = float32_compare_quiet(s0, s1, &env->sse_status);
909 43fb823b bellard
    CC_SRC = comis_eflags[ret + 1];
910 664e0f19 bellard
}
911 664e0f19 bellard
912 5af45186 bellard
void helper_comiss(Reg *d, Reg *s)
913 664e0f19 bellard
{
914 43fb823b bellard
    int ret;
915 8422b113 bellard
    float32 s0, s1;
916 664e0f19 bellard
917 664e0f19 bellard
    s0 = d->XMM_S(0);
918 664e0f19 bellard
    s1 = s->XMM_S(0);
919 43fb823b bellard
    ret = float32_compare(s0, s1, &env->sse_status);
920 43fb823b bellard
    CC_SRC = comis_eflags[ret + 1];
921 664e0f19 bellard
}
922 664e0f19 bellard
923 5af45186 bellard
void helper_ucomisd(Reg *d, Reg *s)
924 664e0f19 bellard
{
925 43fb823b bellard
    int ret;
926 8422b113 bellard
    float64 d0, d1;
927 664e0f19 bellard
928 664e0f19 bellard
    d0 = d->XMM_D(0);
929 664e0f19 bellard
    d1 = s->XMM_D(0);
930 43fb823b bellard
    ret = float64_compare_quiet(d0, d1, &env->sse_status);
931 43fb823b bellard
    CC_SRC = comis_eflags[ret + 1];
932 664e0f19 bellard
}
933 664e0f19 bellard
934 5af45186 bellard
void helper_comisd(Reg *d, Reg *s)
935 664e0f19 bellard
{
936 43fb823b bellard
    int ret;
937 8422b113 bellard
    float64 d0, d1;
938 664e0f19 bellard
939 664e0f19 bellard
    d0 = d->XMM_D(0);
940 664e0f19 bellard
    d1 = s->XMM_D(0);
941 43fb823b bellard
    ret = float64_compare(d0, d1, &env->sse_status);
942 43fb823b bellard
    CC_SRC = comis_eflags[ret + 1];
943 664e0f19 bellard
}
944 664e0f19 bellard
945 5af45186 bellard
uint32_t helper_movmskps(Reg *s)
946 664e0f19 bellard
{
947 664e0f19 bellard
    int b0, b1, b2, b3;
948 664e0f19 bellard
    b0 = s->XMM_L(0) >> 31;
949 664e0f19 bellard
    b1 = s->XMM_L(1) >> 31;
950 664e0f19 bellard
    b2 = s->XMM_L(2) >> 31;
951 664e0f19 bellard
    b3 = s->XMM_L(3) >> 31;
952 5af45186 bellard
    return b0 | (b1 << 1) | (b2 << 2) | (b3 << 3);
953 664e0f19 bellard
}
954 664e0f19 bellard
955 5af45186 bellard
uint32_t helper_movmskpd(Reg *s)
956 664e0f19 bellard
{
957 664e0f19 bellard
    int b0, b1;
958 664e0f19 bellard
    b0 = s->XMM_L(1) >> 31;
959 664e0f19 bellard
    b1 = s->XMM_L(3) >> 31;
960 5af45186 bellard
    return b0 | (b1 << 1);
961 664e0f19 bellard
}
962 664e0f19 bellard
963 664e0f19 bellard
#endif
964 664e0f19 bellard
965 5af45186 bellard
uint32_t glue(helper_pmovmskb, SUFFIX)(Reg *s)
966 5af45186 bellard
{
967 5af45186 bellard
    uint32_t val;
968 5af45186 bellard
    val = 0;
969 30913bae aurel32
    val |= (s->B(0) >> 7);
970 30913bae aurel32
    val |= (s->B(1) >> 6) & 0x02;
971 30913bae aurel32
    val |= (s->B(2) >> 5) & 0x04;
972 30913bae aurel32
    val |= (s->B(3) >> 4) & 0x08;
973 30913bae aurel32
    val |= (s->B(4) >> 3) & 0x10;
974 30913bae aurel32
    val |= (s->B(5) >> 2) & 0x20;
975 30913bae aurel32
    val |= (s->B(6) >> 1) & 0x40;
976 30913bae aurel32
    val |= (s->B(7)) & 0x80;
977 664e0f19 bellard
#if SHIFT == 1
978 30913bae aurel32
    val |= (s->B(8) << 1) & 0x0100;
979 30913bae aurel32
    val |= (s->B(9) << 2) & 0x0200;
980 30913bae aurel32
    val |= (s->B(10) << 3) & 0x0400;
981 30913bae aurel32
    val |= (s->B(11) << 4) & 0x0800;
982 30913bae aurel32
    val |= (s->B(12) << 5) & 0x1000;
983 30913bae aurel32
    val |= (s->B(13) << 6) & 0x2000;
984 30913bae aurel32
    val |= (s->B(14) << 7) & 0x4000;
985 30913bae aurel32
    val |= (s->B(15) << 8) & 0x8000;
986 664e0f19 bellard
#endif
987 5af45186 bellard
    return val;
988 664e0f19 bellard
}
989 664e0f19 bellard
990 5af45186 bellard
void glue(helper_packsswb, SUFFIX) (Reg *d, Reg *s)
991 664e0f19 bellard
{
992 5af45186 bellard
    Reg r;
993 664e0f19 bellard
994 664e0f19 bellard
    r.B(0) = satsb((int16_t)d->W(0));
995 664e0f19 bellard
    r.B(1) = satsb((int16_t)d->W(1));
996 664e0f19 bellard
    r.B(2) = satsb((int16_t)d->W(2));
997 664e0f19 bellard
    r.B(3) = satsb((int16_t)d->W(3));
998 664e0f19 bellard
#if SHIFT == 1
999 664e0f19 bellard
    r.B(4) = satsb((int16_t)d->W(4));
1000 664e0f19 bellard
    r.B(5) = satsb((int16_t)d->W(5));
1001 664e0f19 bellard
    r.B(6) = satsb((int16_t)d->W(6));
1002 664e0f19 bellard
    r.B(7) = satsb((int16_t)d->W(7));
1003 664e0f19 bellard
#endif
1004 664e0f19 bellard
    r.B((4 << SHIFT) + 0) = satsb((int16_t)s->W(0));
1005 664e0f19 bellard
    r.B((4 << SHIFT) + 1) = satsb((int16_t)s->W(1));
1006 664e0f19 bellard
    r.B((4 << SHIFT) + 2) = satsb((int16_t)s->W(2));
1007 664e0f19 bellard
    r.B((4 << SHIFT) + 3) = satsb((int16_t)s->W(3));
1008 664e0f19 bellard
#if SHIFT == 1
1009 664e0f19 bellard
    r.B(12) = satsb((int16_t)s->W(4));
1010 664e0f19 bellard
    r.B(13) = satsb((int16_t)s->W(5));
1011 664e0f19 bellard
    r.B(14) = satsb((int16_t)s->W(6));
1012 664e0f19 bellard
    r.B(15) = satsb((int16_t)s->W(7));
1013 664e0f19 bellard
#endif
1014 664e0f19 bellard
    *d = r;
1015 664e0f19 bellard
}
1016 664e0f19 bellard
1017 5af45186 bellard
void glue(helper_packuswb, SUFFIX) (Reg *d, Reg *s)
1018 664e0f19 bellard
{
1019 5af45186 bellard
    Reg r;
1020 664e0f19 bellard
1021 664e0f19 bellard
    r.B(0) = satub((int16_t)d->W(0));
1022 664e0f19 bellard
    r.B(1) = satub((int16_t)d->W(1));
1023 664e0f19 bellard
    r.B(2) = satub((int16_t)d->W(2));
1024 664e0f19 bellard
    r.B(3) = satub((int16_t)d->W(3));
1025 664e0f19 bellard
#if SHIFT == 1
1026 664e0f19 bellard
    r.B(4) = satub((int16_t)d->W(4));
1027 664e0f19 bellard
    r.B(5) = satub((int16_t)d->W(5));
1028 664e0f19 bellard
    r.B(6) = satub((int16_t)d->W(6));
1029 664e0f19 bellard
    r.B(7) = satub((int16_t)d->W(7));
1030 664e0f19 bellard
#endif
1031 664e0f19 bellard
    r.B((4 << SHIFT) + 0) = satub((int16_t)s->W(0));
1032 664e0f19 bellard
    r.B((4 << SHIFT) + 1) = satub((int16_t)s->W(1));
1033 664e0f19 bellard
    r.B((4 << SHIFT) + 2) = satub((int16_t)s->W(2));
1034 664e0f19 bellard
    r.B((4 << SHIFT) + 3) = satub((int16_t)s->W(3));
1035 664e0f19 bellard
#if SHIFT == 1
1036 664e0f19 bellard
    r.B(12) = satub((int16_t)s->W(4));
1037 664e0f19 bellard
    r.B(13) = satub((int16_t)s->W(5));
1038 664e0f19 bellard
    r.B(14) = satub((int16_t)s->W(6));
1039 664e0f19 bellard
    r.B(15) = satub((int16_t)s->W(7));
1040 664e0f19 bellard
#endif
1041 664e0f19 bellard
    *d = r;
1042 664e0f19 bellard
}
1043 664e0f19 bellard
1044 5af45186 bellard
void glue(helper_packssdw, SUFFIX) (Reg *d, Reg *s)
1045 664e0f19 bellard
{
1046 5af45186 bellard
    Reg r;
1047 664e0f19 bellard
1048 664e0f19 bellard
    r.W(0) = satsw(d->L(0));
1049 664e0f19 bellard
    r.W(1) = satsw(d->L(1));
1050 664e0f19 bellard
#if SHIFT == 1
1051 664e0f19 bellard
    r.W(2) = satsw(d->L(2));
1052 664e0f19 bellard
    r.W(3) = satsw(d->L(3));
1053 664e0f19 bellard
#endif
1054 664e0f19 bellard
    r.W((2 << SHIFT) + 0) = satsw(s->L(0));
1055 664e0f19 bellard
    r.W((2 << SHIFT) + 1) = satsw(s->L(1));
1056 664e0f19 bellard
#if SHIFT == 1
1057 664e0f19 bellard
    r.W(6) = satsw(s->L(2));
1058 664e0f19 bellard
    r.W(7) = satsw(s->L(3));
1059 664e0f19 bellard
#endif
1060 664e0f19 bellard
    *d = r;
1061 664e0f19 bellard
}
1062 664e0f19 bellard
1063 664e0f19 bellard
#define UNPCK_OP(base_name, base)                               \
1064 664e0f19 bellard
                                                                \
1065 5af45186 bellard
void glue(helper_punpck ## base_name ## bw, SUFFIX) (Reg *d, Reg *s)   \
1066 664e0f19 bellard
{                                                               \
1067 5af45186 bellard
    Reg r;                                              \
1068 664e0f19 bellard
                                                                \
1069 664e0f19 bellard
    r.B(0) = d->B((base << (SHIFT + 2)) + 0);                   \
1070 664e0f19 bellard
    r.B(1) = s->B((base << (SHIFT + 2)) + 0);                   \
1071 664e0f19 bellard
    r.B(2) = d->B((base << (SHIFT + 2)) + 1);                   \
1072 664e0f19 bellard
    r.B(3) = s->B((base << (SHIFT + 2)) + 1);                   \
1073 664e0f19 bellard
    r.B(4) = d->B((base << (SHIFT + 2)) + 2);                   \
1074 664e0f19 bellard
    r.B(5) = s->B((base << (SHIFT + 2)) + 2);                   \
1075 664e0f19 bellard
    r.B(6) = d->B((base << (SHIFT + 2)) + 3);                   \
1076 664e0f19 bellard
    r.B(7) = s->B((base << (SHIFT + 2)) + 3);                   \
1077 664e0f19 bellard
XMM_ONLY(                                                       \
1078 664e0f19 bellard
    r.B(8) = d->B((base << (SHIFT + 2)) + 4);                   \
1079 664e0f19 bellard
    r.B(9) = s->B((base << (SHIFT + 2)) + 4);                   \
1080 664e0f19 bellard
    r.B(10) = d->B((base << (SHIFT + 2)) + 5);                  \
1081 664e0f19 bellard
    r.B(11) = s->B((base << (SHIFT + 2)) + 5);                  \
1082 664e0f19 bellard
    r.B(12) = d->B((base << (SHIFT + 2)) + 6);                  \
1083 664e0f19 bellard
    r.B(13) = s->B((base << (SHIFT + 2)) + 6);                  \
1084 664e0f19 bellard
    r.B(14) = d->B((base << (SHIFT + 2)) + 7);                  \
1085 664e0f19 bellard
    r.B(15) = s->B((base << (SHIFT + 2)) + 7);                  \
1086 664e0f19 bellard
)                                                               \
1087 664e0f19 bellard
    *d = r;                                                     \
1088 664e0f19 bellard
}                                                               \
1089 664e0f19 bellard
                                                                \
1090 5af45186 bellard
void glue(helper_punpck ## base_name ## wd, SUFFIX) (Reg *d, Reg *s)   \
1091 664e0f19 bellard
{                                                               \
1092 5af45186 bellard
    Reg r;                                              \
1093 664e0f19 bellard
                                                                \
1094 664e0f19 bellard
    r.W(0) = d->W((base << (SHIFT + 1)) + 0);                   \
1095 664e0f19 bellard
    r.W(1) = s->W((base << (SHIFT + 1)) + 0);                   \
1096 664e0f19 bellard
    r.W(2) = d->W((base << (SHIFT + 1)) + 1);                   \
1097 664e0f19 bellard
    r.W(3) = s->W((base << (SHIFT + 1)) + 1);                   \
1098 664e0f19 bellard
XMM_ONLY(                                                       \
1099 664e0f19 bellard
    r.W(4) = d->W((base << (SHIFT + 1)) + 2);                   \
1100 664e0f19 bellard
    r.W(5) = s->W((base << (SHIFT + 1)) + 2);                   \
1101 664e0f19 bellard
    r.W(6) = d->W((base << (SHIFT + 1)) + 3);                   \
1102 664e0f19 bellard
    r.W(7) = s->W((base << (SHIFT + 1)) + 3);                   \
1103 664e0f19 bellard
)                                                               \
1104 664e0f19 bellard
    *d = r;                                                     \
1105 664e0f19 bellard
}                                                               \
1106 664e0f19 bellard
                                                                \
1107 5af45186 bellard
void glue(helper_punpck ## base_name ## dq, SUFFIX) (Reg *d, Reg *s)   \
1108 664e0f19 bellard
{                                                               \
1109 5af45186 bellard
    Reg r;                                              \
1110 664e0f19 bellard
                                                                \
1111 664e0f19 bellard
    r.L(0) = d->L((base << SHIFT) + 0);                         \
1112 664e0f19 bellard
    r.L(1) = s->L((base << SHIFT) + 0);                         \
1113 664e0f19 bellard
XMM_ONLY(                                                       \
1114 664e0f19 bellard
    r.L(2) = d->L((base << SHIFT) + 1);                         \
1115 664e0f19 bellard
    r.L(3) = s->L((base << SHIFT) + 1);                         \
1116 664e0f19 bellard
)                                                               \
1117 664e0f19 bellard
    *d = r;                                                     \
1118 664e0f19 bellard
}                                                               \
1119 664e0f19 bellard
                                                                \
1120 664e0f19 bellard
XMM_ONLY(                                                       \
1121 5af45186 bellard
void glue(helper_punpck ## base_name ## qdq, SUFFIX) (Reg *d, Reg *s)  \
1122 664e0f19 bellard
{                                                               \
1123 5af45186 bellard
    Reg r;                                              \
1124 664e0f19 bellard
                                                                \
1125 664e0f19 bellard
    r.Q(0) = d->Q(base);                                        \
1126 664e0f19 bellard
    r.Q(1) = s->Q(base);                                        \
1127 664e0f19 bellard
    *d = r;                                                     \
1128 664e0f19 bellard
}                                                               \
1129 664e0f19 bellard
)
1130 664e0f19 bellard
1131 664e0f19 bellard
UNPCK_OP(l, 0)
1132 664e0f19 bellard
UNPCK_OP(h, 1)
1133 664e0f19 bellard
1134 a35f3ec7 aurel32
/* 3DNow! float ops */
1135 a35f3ec7 aurel32
#if SHIFT == 0
1136 5af45186 bellard
void helper_pi2fd(MMXReg *d, MMXReg *s)
1137 a35f3ec7 aurel32
{
1138 a35f3ec7 aurel32
    d->MMX_S(0) = int32_to_float32(s->MMX_L(0), &env->mmx_status);
1139 a35f3ec7 aurel32
    d->MMX_S(1) = int32_to_float32(s->MMX_L(1), &env->mmx_status);
1140 a35f3ec7 aurel32
}
1141 a35f3ec7 aurel32
1142 5af45186 bellard
void helper_pi2fw(MMXReg *d, MMXReg *s)
1143 a35f3ec7 aurel32
{
1144 a35f3ec7 aurel32
    d->MMX_S(0) = int32_to_float32((int16_t)s->MMX_W(0), &env->mmx_status);
1145 a35f3ec7 aurel32
    d->MMX_S(1) = int32_to_float32((int16_t)s->MMX_W(2), &env->mmx_status);
1146 a35f3ec7 aurel32
}
1147 a35f3ec7 aurel32
1148 5af45186 bellard
void helper_pf2id(MMXReg *d, MMXReg *s)
1149 a35f3ec7 aurel32
{
1150 a35f3ec7 aurel32
    d->MMX_L(0) = float32_to_int32_round_to_zero(s->MMX_S(0), &env->mmx_status);
1151 a35f3ec7 aurel32
    d->MMX_L(1) = float32_to_int32_round_to_zero(s->MMX_S(1), &env->mmx_status);
1152 a35f3ec7 aurel32
}
1153 a35f3ec7 aurel32
1154 5af45186 bellard
void helper_pf2iw(MMXReg *d, MMXReg *s)
1155 a35f3ec7 aurel32
{
1156 a35f3ec7 aurel32
    d->MMX_L(0) = satsw(float32_to_int32_round_to_zero(s->MMX_S(0), &env->mmx_status));
1157 a35f3ec7 aurel32
    d->MMX_L(1) = satsw(float32_to_int32_round_to_zero(s->MMX_S(1), &env->mmx_status));
1158 a35f3ec7 aurel32
}
1159 a35f3ec7 aurel32
1160 5af45186 bellard
void helper_pfacc(MMXReg *d, MMXReg *s)
1161 a35f3ec7 aurel32
{
1162 a35f3ec7 aurel32
    MMXReg r;
1163 a35f3ec7 aurel32
    r.MMX_S(0) = float32_add(d->MMX_S(0), d->MMX_S(1), &env->mmx_status);
1164 a35f3ec7 aurel32
    r.MMX_S(1) = float32_add(s->MMX_S(0), s->MMX_S(1), &env->mmx_status);
1165 a35f3ec7 aurel32
    *d = r;
1166 a35f3ec7 aurel32
}
1167 a35f3ec7 aurel32
1168 5af45186 bellard
void helper_pfadd(MMXReg *d, MMXReg *s)
1169 a35f3ec7 aurel32
{
1170 a35f3ec7 aurel32
    d->MMX_S(0) = float32_add(d->MMX_S(0), s->MMX_S(0), &env->mmx_status);
1171 a35f3ec7 aurel32
    d->MMX_S(1) = float32_add(d->MMX_S(1), s->MMX_S(1), &env->mmx_status);
1172 a35f3ec7 aurel32
}
1173 a35f3ec7 aurel32
1174 5af45186 bellard
void helper_pfcmpeq(MMXReg *d, MMXReg *s)
1175 a35f3ec7 aurel32
{
1176 a35f3ec7 aurel32
    d->MMX_L(0) = float32_eq(d->MMX_S(0), s->MMX_S(0), &env->mmx_status) ? -1 : 0;
1177 a35f3ec7 aurel32
    d->MMX_L(1) = float32_eq(d->MMX_S(1), s->MMX_S(1), &env->mmx_status) ? -1 : 0;
1178 a35f3ec7 aurel32
}
1179 a35f3ec7 aurel32
1180 5af45186 bellard
void helper_pfcmpge(MMXReg *d, MMXReg *s)
1181 a35f3ec7 aurel32
{
1182 a35f3ec7 aurel32
    d->MMX_L(0) = float32_le(s->MMX_S(0), d->MMX_S(0), &env->mmx_status) ? -1 : 0;
1183 a35f3ec7 aurel32
    d->MMX_L(1) = float32_le(s->MMX_S(1), d->MMX_S(1), &env->mmx_status) ? -1 : 0;
1184 a35f3ec7 aurel32
}
1185 a35f3ec7 aurel32
1186 5af45186 bellard
void helper_pfcmpgt(MMXReg *d, MMXReg *s)
1187 a35f3ec7 aurel32
{
1188 a35f3ec7 aurel32
    d->MMX_L(0) = float32_lt(s->MMX_S(0), d->MMX_S(0), &env->mmx_status) ? -1 : 0;
1189 a35f3ec7 aurel32
    d->MMX_L(1) = float32_lt(s->MMX_S(1), d->MMX_S(1), &env->mmx_status) ? -1 : 0;
1190 a35f3ec7 aurel32
}
1191 a35f3ec7 aurel32
1192 5af45186 bellard
void helper_pfmax(MMXReg *d, MMXReg *s)
1193 a35f3ec7 aurel32
{
1194 a35f3ec7 aurel32
    if (float32_lt(d->MMX_S(0), s->MMX_S(0), &env->mmx_status))
1195 a35f3ec7 aurel32
        d->MMX_S(0) = s->MMX_S(0);
1196 a35f3ec7 aurel32
    if (float32_lt(d->MMX_S(1), s->MMX_S(1), &env->mmx_status))
1197 a35f3ec7 aurel32
        d->MMX_S(1) = s->MMX_S(1);
1198 a35f3ec7 aurel32
}
1199 a35f3ec7 aurel32
1200 5af45186 bellard
void helper_pfmin(MMXReg *d, MMXReg *s)
1201 a35f3ec7 aurel32
{
1202 a35f3ec7 aurel32
    if (float32_lt(s->MMX_S(0), d->MMX_S(0), &env->mmx_status))
1203 a35f3ec7 aurel32
        d->MMX_S(0) = s->MMX_S(0);
1204 a35f3ec7 aurel32
    if (float32_lt(s->MMX_S(1), d->MMX_S(1), &env->mmx_status))
1205 a35f3ec7 aurel32
        d->MMX_S(1) = s->MMX_S(1);
1206 a35f3ec7 aurel32
}
1207 a35f3ec7 aurel32
1208 5af45186 bellard
void helper_pfmul(MMXReg *d, MMXReg *s)
1209 a35f3ec7 aurel32
{
1210 a35f3ec7 aurel32
    d->MMX_S(0) = float32_mul(d->MMX_S(0), s->MMX_S(0), &env->mmx_status);
1211 a35f3ec7 aurel32
    d->MMX_S(1) = float32_mul(d->MMX_S(1), s->MMX_S(1), &env->mmx_status);
1212 a35f3ec7 aurel32
}
1213 a35f3ec7 aurel32
1214 5af45186 bellard
void helper_pfnacc(MMXReg *d, MMXReg *s)
1215 a35f3ec7 aurel32
{
1216 a35f3ec7 aurel32
    MMXReg r;
1217 a35f3ec7 aurel32
    r.MMX_S(0) = float32_sub(d->MMX_S(0), d->MMX_S(1), &env->mmx_status);
1218 a35f3ec7 aurel32
    r.MMX_S(1) = float32_sub(s->MMX_S(0), s->MMX_S(1), &env->mmx_status);
1219 a35f3ec7 aurel32
    *d = r;
1220 a35f3ec7 aurel32
}
1221 a35f3ec7 aurel32
1222 5af45186 bellard
void helper_pfpnacc(MMXReg *d, MMXReg *s)
1223 a35f3ec7 aurel32
{
1224 a35f3ec7 aurel32
    MMXReg r;
1225 a35f3ec7 aurel32
    r.MMX_S(0) = float32_sub(d->MMX_S(0), d->MMX_S(1), &env->mmx_status);
1226 a35f3ec7 aurel32
    r.MMX_S(1) = float32_add(s->MMX_S(0), s->MMX_S(1), &env->mmx_status);
1227 a35f3ec7 aurel32
    *d = r;
1228 a35f3ec7 aurel32
}
1229 a35f3ec7 aurel32
1230 5af45186 bellard
void helper_pfrcp(MMXReg *d, MMXReg *s)
1231 a35f3ec7 aurel32
{
1232 a35f3ec7 aurel32
    d->MMX_S(0) = approx_rcp(s->MMX_S(0));
1233 a35f3ec7 aurel32
    d->MMX_S(1) = d->MMX_S(0);
1234 a35f3ec7 aurel32
}
1235 a35f3ec7 aurel32
1236 5af45186 bellard
void helper_pfrsqrt(MMXReg *d, MMXReg *s)
1237 a35f3ec7 aurel32
{
1238 a35f3ec7 aurel32
    d->MMX_L(1) = s->MMX_L(0) & 0x7fffffff;
1239 a35f3ec7 aurel32
    d->MMX_S(1) = approx_rsqrt(d->MMX_S(1));
1240 a35f3ec7 aurel32
    d->MMX_L(1) |= s->MMX_L(0) & 0x80000000;
1241 a35f3ec7 aurel32
    d->MMX_L(0) = d->MMX_L(1);
1242 a35f3ec7 aurel32
}
1243 a35f3ec7 aurel32
1244 5af45186 bellard
void helper_pfsub(MMXReg *d, MMXReg *s)
1245 a35f3ec7 aurel32
{
1246 a35f3ec7 aurel32
    d->MMX_S(0) = float32_sub(d->MMX_S(0), s->MMX_S(0), &env->mmx_status);
1247 a35f3ec7 aurel32
    d->MMX_S(1) = float32_sub(d->MMX_S(1), s->MMX_S(1), &env->mmx_status);
1248 a35f3ec7 aurel32
}
1249 a35f3ec7 aurel32
1250 5af45186 bellard
void helper_pfsubr(MMXReg *d, MMXReg *s)
1251 a35f3ec7 aurel32
{
1252 a35f3ec7 aurel32
    d->MMX_S(0) = float32_sub(s->MMX_S(0), d->MMX_S(0), &env->mmx_status);
1253 a35f3ec7 aurel32
    d->MMX_S(1) = float32_sub(s->MMX_S(1), d->MMX_S(1), &env->mmx_status);
1254 a35f3ec7 aurel32
}
1255 a35f3ec7 aurel32
1256 5af45186 bellard
void helper_pswapd(MMXReg *d, MMXReg *s)
1257 a35f3ec7 aurel32
{
1258 a35f3ec7 aurel32
    MMXReg r;
1259 a35f3ec7 aurel32
    r.MMX_L(0) = s->MMX_L(1);
1260 a35f3ec7 aurel32
    r.MMX_L(1) = s->MMX_L(0);
1261 a35f3ec7 aurel32
    *d = r;
1262 a35f3ec7 aurel32
}
1263 a35f3ec7 aurel32
#endif
1264 a35f3ec7 aurel32
1265 4242b1bd balrog
/* SSSE3 op helpers */
1266 4242b1bd balrog
void glue(helper_pshufb, SUFFIX) (Reg *d, Reg *s)
1267 4242b1bd balrog
{
1268 4242b1bd balrog
    int i;
1269 4242b1bd balrog
    Reg r;
1270 4242b1bd balrog
1271 4242b1bd balrog
    for (i = 0; i < (8 << SHIFT); i++)
1272 4242b1bd balrog
        r.B(i) = (s->B(i) & 0x80) ? 0 : (d->B(s->B(i) & ((8 << SHIFT) - 1)));
1273 4242b1bd balrog
1274 4242b1bd balrog
    *d = r;
1275 4242b1bd balrog
}
1276 4242b1bd balrog
1277 4242b1bd balrog
void glue(helper_phaddw, SUFFIX) (Reg *d, Reg *s)
1278 4242b1bd balrog
{
1279 4242b1bd balrog
    d->W(0) = (int16_t)d->W(0) + (int16_t)d->W(1);
1280 4242b1bd balrog
    d->W(1) = (int16_t)d->W(2) + (int16_t)d->W(3);
1281 4242b1bd balrog
    XMM_ONLY(d->W(2) = (int16_t)d->W(4) + (int16_t)d->W(5));
1282 4242b1bd balrog
    XMM_ONLY(d->W(3) = (int16_t)d->W(6) + (int16_t)d->W(7));
1283 4242b1bd balrog
    d->W((2 << SHIFT) + 0) = (int16_t)s->W(0) + (int16_t)s->W(1);
1284 4242b1bd balrog
    d->W((2 << SHIFT) + 1) = (int16_t)s->W(2) + (int16_t)s->W(3);
1285 4242b1bd balrog
    XMM_ONLY(d->W(6) = (int16_t)s->W(4) + (int16_t)s->W(5));
1286 4242b1bd balrog
    XMM_ONLY(d->W(7) = (int16_t)s->W(6) + (int16_t)s->W(7));
1287 4242b1bd balrog
}
1288 4242b1bd balrog
1289 4242b1bd balrog
void glue(helper_phaddd, SUFFIX) (Reg *d, Reg *s)
1290 4242b1bd balrog
{
1291 4242b1bd balrog
    d->L(0) = (int32_t)d->L(0) + (int32_t)d->L(1);
1292 4242b1bd balrog
    XMM_ONLY(d->L(1) = (int32_t)d->L(2) + (int32_t)d->L(3));
1293 4242b1bd balrog
    d->L((1 << SHIFT) + 0) = (int32_t)s->L(0) + (int32_t)s->L(1);
1294 4242b1bd balrog
    XMM_ONLY(d->L(3) = (int32_t)s->L(2) + (int32_t)s->L(3));
1295 4242b1bd balrog
}
1296 4242b1bd balrog
1297 4242b1bd balrog
void glue(helper_phaddsw, SUFFIX) (Reg *d, Reg *s)
1298 4242b1bd balrog
{
1299 4242b1bd balrog
    d->W(0) = satsw((int16_t)d->W(0) + (int16_t)d->W(1));
1300 4242b1bd balrog
    d->W(1) = satsw((int16_t)d->W(2) + (int16_t)d->W(3));
1301 4242b1bd balrog
    XMM_ONLY(d->W(2) = satsw((int16_t)d->W(4) + (int16_t)d->W(5)));
1302 4242b1bd balrog
    XMM_ONLY(d->W(3) = satsw((int16_t)d->W(6) + (int16_t)d->W(7)));
1303 4242b1bd balrog
    d->W((2 << SHIFT) + 0) = satsw((int16_t)s->W(0) + (int16_t)s->W(1));
1304 4242b1bd balrog
    d->W((2 << SHIFT) + 1) = satsw((int16_t)s->W(2) + (int16_t)s->W(3));
1305 4242b1bd balrog
    XMM_ONLY(d->W(6) = satsw((int16_t)s->W(4) + (int16_t)s->W(5)));
1306 4242b1bd balrog
    XMM_ONLY(d->W(7) = satsw((int16_t)s->W(6) + (int16_t)s->W(7)));
1307 4242b1bd balrog
}
1308 4242b1bd balrog
1309 4242b1bd balrog
void glue(helper_pmaddubsw, SUFFIX) (Reg *d, Reg *s)
1310 4242b1bd balrog
{
1311 4242b1bd balrog
    d->W(0) = satsw((int8_t)s->B( 0) * (uint8_t)d->B( 0) +
1312 4242b1bd balrog
                    (int8_t)s->B( 1) * (uint8_t)d->B( 1));
1313 4242b1bd balrog
    d->W(1) = satsw((int8_t)s->B( 2) * (uint8_t)d->B( 2) +
1314 4242b1bd balrog
                    (int8_t)s->B( 3) * (uint8_t)d->B( 3));
1315 4242b1bd balrog
    d->W(2) = satsw((int8_t)s->B( 4) * (uint8_t)d->B( 4) +
1316 4242b1bd balrog
                    (int8_t)s->B( 5) * (uint8_t)d->B( 5));
1317 4242b1bd balrog
    d->W(3) = satsw((int8_t)s->B( 6) * (uint8_t)d->B( 6) +
1318 4242b1bd balrog
                    (int8_t)s->B( 7) * (uint8_t)d->B( 7));
1319 4242b1bd balrog
#if SHIFT == 1
1320 4242b1bd balrog
    d->W(4) = satsw((int8_t)s->B( 8) * (uint8_t)d->B( 8) +
1321 4242b1bd balrog
                    (int8_t)s->B( 9) * (uint8_t)d->B( 9));
1322 4242b1bd balrog
    d->W(5) = satsw((int8_t)s->B(10) * (uint8_t)d->B(10) +
1323 4242b1bd balrog
                    (int8_t)s->B(11) * (uint8_t)d->B(11));
1324 4242b1bd balrog
    d->W(6) = satsw((int8_t)s->B(12) * (uint8_t)d->B(12) +
1325 4242b1bd balrog
                    (int8_t)s->B(13) * (uint8_t)d->B(13));
1326 4242b1bd balrog
    d->W(7) = satsw((int8_t)s->B(14) * (uint8_t)d->B(14) +
1327 4242b1bd balrog
                    (int8_t)s->B(15) * (uint8_t)d->B(15));
1328 4242b1bd balrog
#endif
1329 4242b1bd balrog
}
1330 4242b1bd balrog
1331 4242b1bd balrog
void glue(helper_phsubw, SUFFIX) (Reg *d, Reg *s)
1332 4242b1bd balrog
{
1333 4242b1bd balrog
    d->W(0) = (int16_t)d->W(0) - (int16_t)d->W(1);
1334 4242b1bd balrog
    d->W(1) = (int16_t)d->W(2) - (int16_t)d->W(3);
1335 4242b1bd balrog
    XMM_ONLY(d->W(2) = (int16_t)d->W(4) - (int16_t)d->W(5));
1336 4242b1bd balrog
    XMM_ONLY(d->W(3) = (int16_t)d->W(6) - (int16_t)d->W(7));
1337 4242b1bd balrog
    d->W((2 << SHIFT) + 0) = (int16_t)s->W(0) - (int16_t)s->W(1);
1338 4242b1bd balrog
    d->W((2 << SHIFT) + 1) = (int16_t)s->W(2) - (int16_t)s->W(3);
1339 4242b1bd balrog
    XMM_ONLY(d->W(6) = (int16_t)s->W(4) - (int16_t)s->W(5));
1340 4242b1bd balrog
    XMM_ONLY(d->W(7) = (int16_t)s->W(6) - (int16_t)s->W(7));
1341 4242b1bd balrog
}
1342 4242b1bd balrog
1343 4242b1bd balrog
void glue(helper_phsubd, SUFFIX) (Reg *d, Reg *s)
1344 4242b1bd balrog
{
1345 4242b1bd balrog
    d->L(0) = (int32_t)d->L(0) - (int32_t)d->L(1);
1346 4242b1bd balrog
    XMM_ONLY(d->L(1) = (int32_t)d->L(2) - (int32_t)d->L(3));
1347 4242b1bd balrog
    d->L((1 << SHIFT) + 0) = (int32_t)s->L(0) - (int32_t)s->L(1);
1348 4242b1bd balrog
    XMM_ONLY(d->L(3) = (int32_t)s->L(2) - (int32_t)s->L(3));
1349 4242b1bd balrog
}
1350 4242b1bd balrog
1351 4242b1bd balrog
void glue(helper_phsubsw, SUFFIX) (Reg *d, Reg *s)
1352 4242b1bd balrog
{
1353 4242b1bd balrog
    d->W(0) = satsw((int16_t)d->W(0) - (int16_t)d->W(1));
1354 4242b1bd balrog
    d->W(1) = satsw((int16_t)d->W(2) - (int16_t)d->W(3));
1355 4242b1bd balrog
    XMM_ONLY(d->W(2) = satsw((int16_t)d->W(4) - (int16_t)d->W(5)));
1356 4242b1bd balrog
    XMM_ONLY(d->W(3) = satsw((int16_t)d->W(6) - (int16_t)d->W(7)));
1357 4242b1bd balrog
    d->W((2 << SHIFT) + 0) = satsw((int16_t)s->W(0) - (int16_t)s->W(1));
1358 4242b1bd balrog
    d->W((2 << SHIFT) + 1) = satsw((int16_t)s->W(2) - (int16_t)s->W(3));
1359 4242b1bd balrog
    XMM_ONLY(d->W(6) = satsw((int16_t)s->W(4) - (int16_t)s->W(5)));
1360 4242b1bd balrog
    XMM_ONLY(d->W(7) = satsw((int16_t)s->W(6) - (int16_t)s->W(7)));
1361 4242b1bd balrog
}
1362 4242b1bd balrog
1363 4242b1bd balrog
#define FABSB(_, x) x > INT8_MAX  ? -(int8_t ) x : x
1364 4242b1bd balrog
#define FABSW(_, x) x > INT16_MAX ? -(int16_t) x : x
1365 4242b1bd balrog
#define FABSL(_, x) x > INT32_MAX ? -(int32_t) x : x
1366 4242b1bd balrog
SSE_HELPER_B(helper_pabsb, FABSB)
1367 4242b1bd balrog
SSE_HELPER_W(helper_pabsw, FABSW)
1368 4242b1bd balrog
SSE_HELPER_L(helper_pabsd, FABSL)
1369 4242b1bd balrog
1370 4242b1bd balrog
#define FMULHRSW(d, s) ((int16_t) d * (int16_t) s + 0x4000) >> 15
1371 4242b1bd balrog
SSE_HELPER_W(helper_pmulhrsw, FMULHRSW)
1372 4242b1bd balrog
1373 4242b1bd balrog
#define FSIGNB(d, s) s <= INT8_MAX  ? s ? d : 0 : -(int8_t ) d
1374 4242b1bd balrog
#define FSIGNW(d, s) s <= INT16_MAX ? s ? d : 0 : -(int16_t) d
1375 4242b1bd balrog
#define FSIGNL(d, s) s <= INT32_MAX ? s ? d : 0 : -(int32_t) d
1376 4242b1bd balrog
SSE_HELPER_B(helper_psignb, FSIGNB)
1377 4242b1bd balrog
SSE_HELPER_W(helper_psignw, FSIGNW)
1378 4242b1bd balrog
SSE_HELPER_L(helper_psignd, FSIGNL)
1379 4242b1bd balrog
1380 4242b1bd balrog
void glue(helper_palignr, SUFFIX) (Reg *d, Reg *s, int32_t shift)
1381 4242b1bd balrog
{
1382 4242b1bd balrog
    Reg r;
1383 4242b1bd balrog
1384 4242b1bd balrog
    /* XXX could be checked during translation */
1385 4242b1bd balrog
    if (shift >= (16 << SHIFT)) {
1386 4242b1bd balrog
        r.Q(0) = 0;
1387 4242b1bd balrog
        XMM_ONLY(r.Q(1) = 0);
1388 4242b1bd balrog
    } else {
1389 4242b1bd balrog
        shift <<= 3;
1390 4242b1bd balrog
#define SHR(v, i) (i < 64 && i > -64 ? i > 0 ? v >> (i) : (v << -(i)) : 0)
1391 4242b1bd balrog
#if SHIFT == 0
1392 4242b1bd balrog
        r.Q(0) = SHR(s->Q(0), shift -   0) |
1393 4242b1bd balrog
                 SHR(d->Q(0), shift -  64);
1394 4242b1bd balrog
#else
1395 4242b1bd balrog
        r.Q(0) = SHR(s->Q(0), shift -   0) |
1396 4242b1bd balrog
                 SHR(s->Q(1), shift -  64) |
1397 4242b1bd balrog
                 SHR(d->Q(0), shift - 128) |
1398 4242b1bd balrog
                 SHR(d->Q(1), shift - 192);
1399 4242b1bd balrog
        r.Q(1) = SHR(s->Q(0), shift +  64) |
1400 4242b1bd balrog
                 SHR(s->Q(1), shift -   0) |
1401 4242b1bd balrog
                 SHR(d->Q(0), shift -  64) |
1402 4242b1bd balrog
                 SHR(d->Q(1), shift - 128);
1403 4242b1bd balrog
#endif
1404 4242b1bd balrog
#undef SHR
1405 4242b1bd balrog
    }
1406 4242b1bd balrog
1407 4242b1bd balrog
    *d = r;
1408 4242b1bd balrog
}
1409 4242b1bd balrog
1410 222a3336 balrog
#define XMM0 env->xmm_regs[0]
1411 222a3336 balrog
1412 222a3336 balrog
#if SHIFT == 1
1413 222a3336 balrog
#define SSE_HELPER_V(name, elem, num, F)\
1414 222a3336 balrog
void glue(name, SUFFIX) (Reg *d, Reg *s)\
1415 222a3336 balrog
{\
1416 222a3336 balrog
    d->elem(0) = F(d->elem(0), s->elem(0), XMM0.elem(0));\
1417 222a3336 balrog
    d->elem(1) = F(d->elem(1), s->elem(1), XMM0.elem(1));\
1418 222a3336 balrog
    if (num > 2) {\
1419 222a3336 balrog
        d->elem(2) = F(d->elem(2), s->elem(2), XMM0.elem(2));\
1420 222a3336 balrog
        d->elem(3) = F(d->elem(3), s->elem(3), XMM0.elem(3));\
1421 222a3336 balrog
        if (num > 4) {\
1422 222a3336 balrog
            d->elem(4) = F(d->elem(4), s->elem(4), XMM0.elem(4));\
1423 222a3336 balrog
            d->elem(5) = F(d->elem(5), s->elem(5), XMM0.elem(5));\
1424 222a3336 balrog
            d->elem(6) = F(d->elem(6), s->elem(6), XMM0.elem(6));\
1425 222a3336 balrog
            d->elem(7) = F(d->elem(7), s->elem(7), XMM0.elem(7));\
1426 222a3336 balrog
            if (num > 8) {\
1427 222a3336 balrog
                d->elem(8) = F(d->elem(8), s->elem(8), XMM0.elem(8));\
1428 222a3336 balrog
                d->elem(9) = F(d->elem(9), s->elem(9), XMM0.elem(9));\
1429 222a3336 balrog
                d->elem(10) = F(d->elem(10), s->elem(10), XMM0.elem(10));\
1430 222a3336 balrog
                d->elem(11) = F(d->elem(11), s->elem(11), XMM0.elem(11));\
1431 222a3336 balrog
                d->elem(12) = F(d->elem(12), s->elem(12), XMM0.elem(12));\
1432 222a3336 balrog
                d->elem(13) = F(d->elem(13), s->elem(13), XMM0.elem(13));\
1433 222a3336 balrog
                d->elem(14) = F(d->elem(14), s->elem(14), XMM0.elem(14));\
1434 222a3336 balrog
                d->elem(15) = F(d->elem(15), s->elem(15), XMM0.elem(15));\
1435 222a3336 balrog
            }\
1436 222a3336 balrog
        }\
1437 222a3336 balrog
    }\
1438 222a3336 balrog
}
1439 222a3336 balrog
1440 222a3336 balrog
#define SSE_HELPER_I(name, elem, num, F)\
1441 222a3336 balrog
void glue(name, SUFFIX) (Reg *d, Reg *s, uint32_t imm)\
1442 222a3336 balrog
{\
1443 222a3336 balrog
    d->elem(0) = F(d->elem(0), s->elem(0), ((imm >> 0) & 1));\
1444 222a3336 balrog
    d->elem(1) = F(d->elem(1), s->elem(1), ((imm >> 1) & 1));\
1445 222a3336 balrog
    if (num > 2) {\
1446 222a3336 balrog
        d->elem(2) = F(d->elem(2), s->elem(2), ((imm >> 2) & 1));\
1447 222a3336 balrog
        d->elem(3) = F(d->elem(3), s->elem(3), ((imm >> 3) & 1));\
1448 222a3336 balrog
        if (num > 4) {\
1449 222a3336 balrog
            d->elem(4) = F(d->elem(4), s->elem(4), ((imm >> 4) & 1));\
1450 222a3336 balrog
            d->elem(5) = F(d->elem(5), s->elem(5), ((imm >> 5) & 1));\
1451 222a3336 balrog
            d->elem(6) = F(d->elem(6), s->elem(6), ((imm >> 6) & 1));\
1452 222a3336 balrog
            d->elem(7) = F(d->elem(7), s->elem(7), ((imm >> 7) & 1));\
1453 222a3336 balrog
            if (num > 8) {\
1454 222a3336 balrog
                d->elem(8) = F(d->elem(8), s->elem(8), ((imm >> 8) & 1));\
1455 222a3336 balrog
                d->elem(9) = F(d->elem(9), s->elem(9), ((imm >> 9) & 1));\
1456 222a3336 balrog
                d->elem(10) = F(d->elem(10), s->elem(10), ((imm >> 10) & 1));\
1457 222a3336 balrog
                d->elem(11) = F(d->elem(11), s->elem(11), ((imm >> 11) & 1));\
1458 222a3336 balrog
                d->elem(12) = F(d->elem(12), s->elem(12), ((imm >> 12) & 1));\
1459 222a3336 balrog
                d->elem(13) = F(d->elem(13), s->elem(13), ((imm >> 13) & 1));\
1460 222a3336 balrog
                d->elem(14) = F(d->elem(14), s->elem(14), ((imm >> 14) & 1));\
1461 222a3336 balrog
                d->elem(15) = F(d->elem(15), s->elem(15), ((imm >> 15) & 1));\
1462 222a3336 balrog
            }\
1463 222a3336 balrog
        }\
1464 222a3336 balrog
    }\
1465 222a3336 balrog
}
1466 222a3336 balrog
1467 222a3336 balrog
/* SSE4.1 op helpers */
1468 222a3336 balrog
#define FBLENDVB(d, s, m) (m & 0x80) ? s : d
1469 222a3336 balrog
#define FBLENDVPS(d, s, m) (m & 0x80000000) ? s : d
1470 000cacf6 balrog
#define FBLENDVPD(d, s, m) (m & 0x8000000000000000LL) ? s : d
1471 222a3336 balrog
SSE_HELPER_V(helper_pblendvb, B, 16, FBLENDVB)
1472 222a3336 balrog
SSE_HELPER_V(helper_blendvps, L, 4, FBLENDVPS)
1473 222a3336 balrog
SSE_HELPER_V(helper_blendvpd, Q, 2, FBLENDVPD)
1474 222a3336 balrog
1475 222a3336 balrog
void glue(helper_ptest, SUFFIX) (Reg *d, Reg *s)
1476 222a3336 balrog
{
1477 222a3336 balrog
    uint64_t zf = (s->Q(0) &  d->Q(0)) | (s->Q(1) &  d->Q(1));
1478 222a3336 balrog
    uint64_t cf = (s->Q(0) & ~d->Q(0)) | (s->Q(1) & ~d->Q(1));
1479 222a3336 balrog
1480 222a3336 balrog
    CC_SRC = (zf ? 0 : CC_Z) | (cf ? 0 : CC_C);
1481 222a3336 balrog
}
1482 222a3336 balrog
1483 222a3336 balrog
#define SSE_HELPER_F(name, elem, num, F)\
1484 222a3336 balrog
void glue(name, SUFFIX) (Reg *d, Reg *s)\
1485 222a3336 balrog
{\
1486 222a3336 balrog
    d->elem(0) = F(0);\
1487 222a3336 balrog
    d->elem(1) = F(1);\
1488 dcfd12b8 balrog
    if (num > 2) {\
1489 dcfd12b8 balrog
        d->elem(2) = F(2);\
1490 dcfd12b8 balrog
        d->elem(3) = F(3);\
1491 dcfd12b8 balrog
        if (num > 4) {\
1492 dcfd12b8 balrog
            d->elem(4) = F(4);\
1493 dcfd12b8 balrog
            d->elem(5) = F(5);\
1494 222a3336 balrog
            d->elem(6) = F(6);\
1495 222a3336 balrog
            d->elem(7) = F(7);\
1496 222a3336 balrog
        }\
1497 222a3336 balrog
    }\
1498 222a3336 balrog
}
1499 222a3336 balrog
1500 222a3336 balrog
SSE_HELPER_F(helper_pmovsxbw, W, 8, (int8_t) s->B)
1501 222a3336 balrog
SSE_HELPER_F(helper_pmovsxbd, L, 4, (int8_t) s->B)
1502 222a3336 balrog
SSE_HELPER_F(helper_pmovsxbq, Q, 2, (int8_t) s->B)
1503 222a3336 balrog
SSE_HELPER_F(helper_pmovsxwd, L, 4, (int16_t) s->W)
1504 222a3336 balrog
SSE_HELPER_F(helper_pmovsxwq, Q, 2, (int16_t) s->W)
1505 222a3336 balrog
SSE_HELPER_F(helper_pmovsxdq, Q, 2, (int32_t) s->L)
1506 222a3336 balrog
SSE_HELPER_F(helper_pmovzxbw, W, 8, s->B)
1507 222a3336 balrog
SSE_HELPER_F(helper_pmovzxbd, L, 4, s->B)
1508 222a3336 balrog
SSE_HELPER_F(helper_pmovzxbq, Q, 2, s->B)
1509 222a3336 balrog
SSE_HELPER_F(helper_pmovzxwd, L, 4, s->W)
1510 222a3336 balrog
SSE_HELPER_F(helper_pmovzxwq, Q, 2, s->W)
1511 222a3336 balrog
SSE_HELPER_F(helper_pmovzxdq, Q, 2, s->L)
1512 222a3336 balrog
1513 222a3336 balrog
void glue(helper_pmuldq, SUFFIX) (Reg *d, Reg *s)
1514 222a3336 balrog
{
1515 222a3336 balrog
    d->Q(0) = (int64_t) (int32_t) d->L(0) * (int32_t) s->L(0);
1516 222a3336 balrog
    d->Q(1) = (int64_t) (int32_t) d->L(2) * (int32_t) s->L(2);
1517 222a3336 balrog
}
1518 222a3336 balrog
1519 222a3336 balrog
#define FCMPEQQ(d, s) d == s ? -1 : 0
1520 222a3336 balrog
SSE_HELPER_Q(helper_pcmpeqq, FCMPEQQ)
1521 222a3336 balrog
1522 222a3336 balrog
void glue(helper_packusdw, SUFFIX) (Reg *d, Reg *s)
1523 222a3336 balrog
{
1524 222a3336 balrog
    d->W(0) = satuw((int32_t) d->L(0));
1525 222a3336 balrog
    d->W(1) = satuw((int32_t) d->L(1));
1526 222a3336 balrog
    d->W(2) = satuw((int32_t) d->L(2));
1527 222a3336 balrog
    d->W(3) = satuw((int32_t) d->L(3));
1528 222a3336 balrog
    d->W(4) = satuw((int32_t) s->L(0));
1529 222a3336 balrog
    d->W(5) = satuw((int32_t) s->L(1));
1530 222a3336 balrog
    d->W(6) = satuw((int32_t) s->L(2));
1531 222a3336 balrog
    d->W(7) = satuw((int32_t) s->L(3));
1532 222a3336 balrog
}
1533 222a3336 balrog
1534 222a3336 balrog
#define FMINSB(d, s) MIN((int8_t) d, (int8_t) s)
1535 222a3336 balrog
#define FMINSD(d, s) MIN((int32_t) d, (int32_t) s)
1536 222a3336 balrog
#define FMAXSB(d, s) MAX((int8_t) d, (int8_t) s)
1537 222a3336 balrog
#define FMAXSD(d, s) MAX((int32_t) d, (int32_t) s)
1538 222a3336 balrog
SSE_HELPER_B(helper_pminsb, FMINSB)
1539 222a3336 balrog
SSE_HELPER_L(helper_pminsd, FMINSD)
1540 222a3336 balrog
SSE_HELPER_W(helper_pminuw, MIN)
1541 222a3336 balrog
SSE_HELPER_L(helper_pminud, MIN)
1542 222a3336 balrog
SSE_HELPER_B(helper_pmaxsb, FMAXSB)
1543 222a3336 balrog
SSE_HELPER_L(helper_pmaxsd, FMAXSD)
1544 222a3336 balrog
SSE_HELPER_W(helper_pmaxuw, MAX)
1545 222a3336 balrog
SSE_HELPER_L(helper_pmaxud, MAX)
1546 222a3336 balrog
1547 222a3336 balrog
#define FMULLD(d, s) (int32_t) d * (int32_t) s
1548 222a3336 balrog
SSE_HELPER_L(helper_pmulld, FMULLD)
1549 222a3336 balrog
1550 222a3336 balrog
void glue(helper_phminposuw, SUFFIX) (Reg *d, Reg *s)
1551 222a3336 balrog
{
1552 222a3336 balrog
    int idx = 0;
1553 222a3336 balrog
1554 222a3336 balrog
    if (s->W(1) < s->W(idx))
1555 222a3336 balrog
        idx = 1;
1556 222a3336 balrog
    if (s->W(2) < s->W(idx))
1557 222a3336 balrog
        idx = 2;
1558 222a3336 balrog
    if (s->W(3) < s->W(idx))
1559 222a3336 balrog
        idx = 3;
1560 222a3336 balrog
    if (s->W(4) < s->W(idx))
1561 222a3336 balrog
        idx = 4;
1562 222a3336 balrog
    if (s->W(5) < s->W(idx))
1563 222a3336 balrog
        idx = 5;
1564 222a3336 balrog
    if (s->W(6) < s->W(idx))
1565 222a3336 balrog
        idx = 6;
1566 222a3336 balrog
    if (s->W(7) < s->W(idx))
1567 222a3336 balrog
        idx = 7;
1568 222a3336 balrog
1569 222a3336 balrog
    d->Q(1) = 0;
1570 222a3336 balrog
    d->L(1) = 0;
1571 222a3336 balrog
    d->W(1) = idx;
1572 222a3336 balrog
    d->W(0) = s->W(idx);
1573 222a3336 balrog
}
1574 222a3336 balrog
1575 222a3336 balrog
void glue(helper_roundps, SUFFIX) (Reg *d, Reg *s, uint32_t mode)
1576 222a3336 balrog
{
1577 222a3336 balrog
    signed char prev_rounding_mode;
1578 222a3336 balrog
1579 222a3336 balrog
    prev_rounding_mode = env->sse_status.float_rounding_mode;
1580 222a3336 balrog
    if (!(mode & (1 << 2)))
1581 222a3336 balrog
        switch (mode & 3) {
1582 222a3336 balrog
        case 0:
1583 222a3336 balrog
            set_float_rounding_mode(float_round_nearest_even, &env->sse_status);
1584 222a3336 balrog
            break;
1585 222a3336 balrog
        case 1:
1586 222a3336 balrog
            set_float_rounding_mode(float_round_down, &env->sse_status);
1587 222a3336 balrog
            break;
1588 222a3336 balrog
        case 2:
1589 222a3336 balrog
            set_float_rounding_mode(float_round_up, &env->sse_status);
1590 222a3336 balrog
            break;
1591 222a3336 balrog
        case 3:
1592 222a3336 balrog
            set_float_rounding_mode(float_round_to_zero, &env->sse_status);
1593 222a3336 balrog
            break;
1594 222a3336 balrog
        }
1595 222a3336 balrog
1596 222a3336 balrog
    d->L(0) = float64_round_to_int(s->L(0), &env->sse_status);
1597 222a3336 balrog
    d->L(1) = float64_round_to_int(s->L(1), &env->sse_status);
1598 222a3336 balrog
    d->L(2) = float64_round_to_int(s->L(2), &env->sse_status);
1599 222a3336 balrog
    d->L(3) = float64_round_to_int(s->L(3), &env->sse_status);
1600 222a3336 balrog
1601 222a3336 balrog
#if 0 /* TODO */
1602 222a3336 balrog
    if (mode & (1 << 3))
1603 222a3336 balrog
        set_float_exception_flags(
1604 222a3336 balrog
                        get_float_exception_flags(&env->sse_status) &
1605 222a3336 balrog
                        ~float_flag_inexact,
1606 222a3336 balrog
                        &env->sse_status);
1607 222a3336 balrog
#endif
1608 222a3336 balrog
    env->sse_status.float_rounding_mode = prev_rounding_mode;
1609 222a3336 balrog
}
1610 222a3336 balrog
1611 222a3336 balrog
void glue(helper_roundpd, SUFFIX) (Reg *d, Reg *s, uint32_t mode)
1612 222a3336 balrog
{
1613 222a3336 balrog
    signed char prev_rounding_mode;
1614 222a3336 balrog
1615 222a3336 balrog
    prev_rounding_mode = env->sse_status.float_rounding_mode;
1616 222a3336 balrog
    if (!(mode & (1 << 2)))
1617 222a3336 balrog
        switch (mode & 3) {
1618 222a3336 balrog
        case 0:
1619 222a3336 balrog
            set_float_rounding_mode(float_round_nearest_even, &env->sse_status);
1620 222a3336 balrog
            break;
1621 222a3336 balrog
        case 1:
1622 222a3336 balrog
            set_float_rounding_mode(float_round_down, &env->sse_status);
1623 222a3336 balrog
            break;
1624 222a3336 balrog
        case 2:
1625 222a3336 balrog
            set_float_rounding_mode(float_round_up, &env->sse_status);
1626 222a3336 balrog
            break;
1627 222a3336 balrog
        case 3:
1628 222a3336 balrog
            set_float_rounding_mode(float_round_to_zero, &env->sse_status);
1629 222a3336 balrog
            break;
1630 222a3336 balrog
        }
1631 222a3336 balrog
1632 222a3336 balrog
    d->Q(0) = float64_round_to_int(s->Q(0), &env->sse_status);
1633 222a3336 balrog
    d->Q(1) = float64_round_to_int(s->Q(1), &env->sse_status);
1634 222a3336 balrog
1635 222a3336 balrog
#if 0 /* TODO */
1636 222a3336 balrog
    if (mode & (1 << 3))
1637 222a3336 balrog
        set_float_exception_flags(
1638 222a3336 balrog
                        get_float_exception_flags(&env->sse_status) &
1639 222a3336 balrog
                        ~float_flag_inexact,
1640 222a3336 balrog
                        &env->sse_status);
1641 222a3336 balrog
#endif
1642 222a3336 balrog
    env->sse_status.float_rounding_mode = prev_rounding_mode;
1643 222a3336 balrog
}
1644 222a3336 balrog
1645 222a3336 balrog
void glue(helper_roundss, SUFFIX) (Reg *d, Reg *s, uint32_t mode)
1646 222a3336 balrog
{
1647 222a3336 balrog
    signed char prev_rounding_mode;
1648 222a3336 balrog
1649 222a3336 balrog
    prev_rounding_mode = env->sse_status.float_rounding_mode;
1650 222a3336 balrog
    if (!(mode & (1 << 2)))
1651 222a3336 balrog
        switch (mode & 3) {
1652 222a3336 balrog
        case 0:
1653 222a3336 balrog
            set_float_rounding_mode(float_round_nearest_even, &env->sse_status);
1654 222a3336 balrog
            break;
1655 222a3336 balrog
        case 1:
1656 222a3336 balrog
            set_float_rounding_mode(float_round_down, &env->sse_status);
1657 222a3336 balrog
            break;
1658 222a3336 balrog
        case 2:
1659 222a3336 balrog
            set_float_rounding_mode(float_round_up, &env->sse_status);
1660 222a3336 balrog
            break;
1661 222a3336 balrog
        case 3:
1662 222a3336 balrog
            set_float_rounding_mode(float_round_to_zero, &env->sse_status);
1663 222a3336 balrog
            break;
1664 222a3336 balrog
        }
1665 222a3336 balrog
1666 222a3336 balrog
    d->L(0) = float64_round_to_int(s->L(0), &env->sse_status);
1667 222a3336 balrog
1668 222a3336 balrog
#if 0 /* TODO */
1669 222a3336 balrog
    if (mode & (1 << 3))
1670 222a3336 balrog
        set_float_exception_flags(
1671 222a3336 balrog
                        get_float_exception_flags(&env->sse_status) &
1672 222a3336 balrog
                        ~float_flag_inexact,
1673 222a3336 balrog
                        &env->sse_status);
1674 222a3336 balrog
#endif
1675 222a3336 balrog
    env->sse_status.float_rounding_mode = prev_rounding_mode;
1676 222a3336 balrog
}
1677 222a3336 balrog
1678 222a3336 balrog
void glue(helper_roundsd, SUFFIX) (Reg *d, Reg *s, uint32_t mode)
1679 222a3336 balrog
{
1680 222a3336 balrog
    signed char prev_rounding_mode;
1681 222a3336 balrog
1682 222a3336 balrog
    prev_rounding_mode = env->sse_status.float_rounding_mode;
1683 222a3336 balrog
    if (!(mode & (1 << 2)))
1684 222a3336 balrog
        switch (mode & 3) {
1685 222a3336 balrog
        case 0:
1686 222a3336 balrog
            set_float_rounding_mode(float_round_nearest_even, &env->sse_status);
1687 222a3336 balrog
            break;
1688 222a3336 balrog
        case 1:
1689 222a3336 balrog
            set_float_rounding_mode(float_round_down, &env->sse_status);
1690 222a3336 balrog
            break;
1691 222a3336 balrog
        case 2:
1692 222a3336 balrog
            set_float_rounding_mode(float_round_up, &env->sse_status);
1693 222a3336 balrog
            break;
1694 222a3336 balrog
        case 3:
1695 222a3336 balrog
            set_float_rounding_mode(float_round_to_zero, &env->sse_status);
1696 222a3336 balrog
            break;
1697 222a3336 balrog
        }
1698 222a3336 balrog
1699 222a3336 balrog
    d->Q(0) = float64_round_to_int(s->Q(0), &env->sse_status);
1700 222a3336 balrog
1701 222a3336 balrog
#if 0 /* TODO */
1702 222a3336 balrog
    if (mode & (1 << 3))
1703 222a3336 balrog
        set_float_exception_flags(
1704 222a3336 balrog
                        get_float_exception_flags(&env->sse_status) &
1705 222a3336 balrog
                        ~float_flag_inexact,
1706 222a3336 balrog
                        &env->sse_status);
1707 222a3336 balrog
#endif
1708 222a3336 balrog
    env->sse_status.float_rounding_mode = prev_rounding_mode;
1709 222a3336 balrog
}
1710 222a3336 balrog
1711 222a3336 balrog
#define FBLENDP(d, s, m) m ? s : d
1712 222a3336 balrog
SSE_HELPER_I(helper_blendps, L, 4, FBLENDP)
1713 222a3336 balrog
SSE_HELPER_I(helper_blendpd, Q, 2, FBLENDP)
1714 222a3336 balrog
SSE_HELPER_I(helper_pblendw, W, 8, FBLENDP)
1715 222a3336 balrog
1716 222a3336 balrog
void glue(helper_dpps, SUFFIX) (Reg *d, Reg *s, uint32_t mask)
1717 222a3336 balrog
{
1718 222a3336 balrog
    float32 iresult = 0 /*float32_zero*/;
1719 222a3336 balrog
1720 222a3336 balrog
    if (mask & (1 << 4))
1721 222a3336 balrog
        iresult = float32_add(iresult,
1722 222a3336 balrog
                        float32_mul(d->L(0), s->L(0), &env->sse_status),
1723 222a3336 balrog
                        &env->sse_status);
1724 222a3336 balrog
    if (mask & (1 << 5))
1725 222a3336 balrog
        iresult = float32_add(iresult,
1726 222a3336 balrog
                        float32_mul(d->L(1), s->L(1), &env->sse_status),
1727 222a3336 balrog
                        &env->sse_status);
1728 222a3336 balrog
    if (mask & (1 << 6))
1729 222a3336 balrog
        iresult = float32_add(iresult,
1730 222a3336 balrog
                        float32_mul(d->L(2), s->L(2), &env->sse_status),
1731 222a3336 balrog
                        &env->sse_status);
1732 222a3336 balrog
    if (mask & (1 << 7))
1733 222a3336 balrog
        iresult = float32_add(iresult,
1734 222a3336 balrog
                        float32_mul(d->L(3), s->L(3), &env->sse_status),
1735 222a3336 balrog
                        &env->sse_status);
1736 222a3336 balrog
    d->L(0) = (mask & (1 << 0)) ? iresult : 0 /*float32_zero*/;
1737 222a3336 balrog
    d->L(1) = (mask & (1 << 1)) ? iresult : 0 /*float32_zero*/;
1738 222a3336 balrog
    d->L(2) = (mask & (1 << 2)) ? iresult : 0 /*float32_zero*/;
1739 222a3336 balrog
    d->L(3) = (mask & (1 << 3)) ? iresult : 0 /*float32_zero*/;
1740 222a3336 balrog
}
1741 222a3336 balrog
1742 222a3336 balrog
void glue(helper_dppd, SUFFIX) (Reg *d, Reg *s, uint32_t mask)
1743 222a3336 balrog
{
1744 222a3336 balrog
    float64 iresult = 0 /*float64_zero*/;
1745 222a3336 balrog
1746 222a3336 balrog
    if (mask & (1 << 4))
1747 222a3336 balrog
        iresult = float64_add(iresult,
1748 222a3336 balrog
                        float64_mul(d->Q(0), s->Q(0), &env->sse_status),
1749 222a3336 balrog
                        &env->sse_status);
1750 222a3336 balrog
    if (mask & (1 << 5))
1751 222a3336 balrog
        iresult = float64_add(iresult,
1752 222a3336 balrog
                        float64_mul(d->Q(1), s->Q(1), &env->sse_status),
1753 222a3336 balrog
                        &env->sse_status);
1754 222a3336 balrog
    d->Q(0) = (mask & (1 << 0)) ? iresult : 0 /*float64_zero*/;
1755 222a3336 balrog
    d->Q(1) = (mask & (1 << 1)) ? iresult : 0 /*float64_zero*/;
1756 222a3336 balrog
}
1757 222a3336 balrog
1758 222a3336 balrog
void glue(helper_mpsadbw, SUFFIX) (Reg *d, Reg *s, uint32_t offset)
1759 222a3336 balrog
{
1760 222a3336 balrog
    int s0 = (offset & 3) << 2;
1761 222a3336 balrog
    int d0 = (offset & 4) << 0;
1762 222a3336 balrog
    int i;
1763 222a3336 balrog
    Reg r;
1764 222a3336 balrog
1765 222a3336 balrog
    for (i = 0; i < 8; i++, d0++) {
1766 222a3336 balrog
        r.W(i) = 0;
1767 222a3336 balrog
        r.W(i) += abs1(d->B(d0 + 0) - s->B(s0 + 0));
1768 222a3336 balrog
        r.W(i) += abs1(d->B(d0 + 1) - s->B(s0 + 1));
1769 222a3336 balrog
        r.W(i) += abs1(d->B(d0 + 2) - s->B(s0 + 2));
1770 222a3336 balrog
        r.W(i) += abs1(d->B(d0 + 3) - s->B(s0 + 3));
1771 222a3336 balrog
    }
1772 222a3336 balrog
1773 222a3336 balrog
    *d = r;
1774 222a3336 balrog
}
1775 222a3336 balrog
1776 222a3336 balrog
/* SSE4.2 op helpers */
1777 222a3336 balrog
/* it's unclear whether signed or unsigned */
1778 222a3336 balrog
#define FCMPGTQ(d, s) d > s ? -1 : 0
1779 222a3336 balrog
SSE_HELPER_Q(helper_pcmpgtq, FCMPGTQ)
1780 222a3336 balrog
1781 222a3336 balrog
static inline int pcmp_elen(int reg, uint32_t ctrl)
1782 222a3336 balrog
{
1783 222a3336 balrog
    int val;
1784 222a3336 balrog
1785 222a3336 balrog
    /* Presence of REX.W is indicated by a bit higher than 7 set */
1786 222a3336 balrog
    if (ctrl >> 8)
1787 222a3336 balrog
        val = abs1((int64_t) env->regs[reg]);
1788 222a3336 balrog
    else
1789 222a3336 balrog
        val = abs1((int32_t) env->regs[reg]);
1790 222a3336 balrog
1791 222a3336 balrog
    if (ctrl & 1) {
1792 222a3336 balrog
        if (val > 8)
1793 222a3336 balrog
            return 8;
1794 222a3336 balrog
    } else
1795 222a3336 balrog
        if (val > 16)
1796 222a3336 balrog
            return 16;
1797 222a3336 balrog
1798 222a3336 balrog
    return val;
1799 222a3336 balrog
}
1800 222a3336 balrog
1801 222a3336 balrog
static inline int pcmp_ilen(Reg *r, uint8_t ctrl)
1802 222a3336 balrog
{
1803 222a3336 balrog
    int val = 0;
1804 222a3336 balrog
1805 222a3336 balrog
    if (ctrl & 1) {
1806 222a3336 balrog
        while (val < 8 && r->W(val))
1807 222a3336 balrog
            val++;
1808 222a3336 balrog
    } else
1809 222a3336 balrog
        while (val < 16 && r->B(val))
1810 222a3336 balrog
            val++;
1811 222a3336 balrog
1812 222a3336 balrog
    return val;
1813 222a3336 balrog
}
1814 222a3336 balrog
1815 222a3336 balrog
static inline int pcmp_val(Reg *r, uint8_t ctrl, int i)
1816 222a3336 balrog
{
1817 222a3336 balrog
    switch ((ctrl >> 0) & 3) {
1818 222a3336 balrog
    case 0:
1819 222a3336 balrog
        return r->B(i);
1820 222a3336 balrog
    case 1:
1821 222a3336 balrog
        return r->W(i);
1822 222a3336 balrog
    case 2:
1823 222a3336 balrog
        return (int8_t) r->B(i);
1824 222a3336 balrog
    case 3:
1825 222a3336 balrog
    default:
1826 222a3336 balrog
        return (int16_t) r->W(i);
1827 222a3336 balrog
    }
1828 222a3336 balrog
}
1829 222a3336 balrog
1830 222a3336 balrog
static inline unsigned pcmpxstrx(Reg *d, Reg *s,
1831 222a3336 balrog
                int8_t ctrl, int valids, int validd)
1832 222a3336 balrog
{
1833 222a3336 balrog
    unsigned int res = 0;
1834 222a3336 balrog
    int v;
1835 222a3336 balrog
    int j, i;
1836 222a3336 balrog
    int upper = (ctrl & 1) ? 7 : 15;
1837 222a3336 balrog
1838 222a3336 balrog
    valids--;
1839 222a3336 balrog
    validd--;
1840 222a3336 balrog
1841 222a3336 balrog
    CC_SRC = (valids < upper ? CC_Z : 0) | (validd < upper ? CC_S : 0);
1842 222a3336 balrog
1843 222a3336 balrog
    switch ((ctrl >> 2) & 3) {
1844 222a3336 balrog
    case 0:
1845 222a3336 balrog
        for (j = valids; j >= 0; j--) {
1846 222a3336 balrog
            res <<= 1;
1847 222a3336 balrog
            v = pcmp_val(s, ctrl, j);
1848 222a3336 balrog
            for (i = validd; i >= 0; i--)
1849 222a3336 balrog
                res |= (v == pcmp_val(d, ctrl, i));
1850 222a3336 balrog
        }
1851 222a3336 balrog
        break;
1852 222a3336 balrog
    case 1:
1853 222a3336 balrog
        for (j = valids; j >= 0; j--) {
1854 222a3336 balrog
            res <<= 1;
1855 222a3336 balrog
            v = pcmp_val(s, ctrl, j);
1856 222a3336 balrog
            for (i = ((validd - 1) | 1); i >= 0; i -= 2)
1857 222a3336 balrog
                res |= (pcmp_val(d, ctrl, i - 0) <= v &&
1858 222a3336 balrog
                        pcmp_val(d, ctrl, i - 1) >= v);
1859 222a3336 balrog
        }
1860 222a3336 balrog
        break;
1861 222a3336 balrog
    case 2:
1862 222a3336 balrog
        res = (2 << (upper - MAX(valids, validd))) - 1;
1863 222a3336 balrog
        res <<= MAX(valids, validd) - MIN(valids, validd);
1864 222a3336 balrog
        for (i = MIN(valids, validd); i >= 0; i--) {
1865 222a3336 balrog
            res <<= 1;
1866 222a3336 balrog
            v = pcmp_val(s, ctrl, i);
1867 222a3336 balrog
            res |= (v == pcmp_val(d, ctrl, i));
1868 222a3336 balrog
        }
1869 222a3336 balrog
        break;
1870 222a3336 balrog
    case 3:
1871 222a3336 balrog
        for (j = valids - validd; j >= 0; j--) {
1872 222a3336 balrog
            res <<= 1;
1873 222a3336 balrog
            res |= 1;
1874 222a3336 balrog
            for (i = MIN(upper - j, validd); i >= 0; i--)
1875 222a3336 balrog
                res &= (pcmp_val(s, ctrl, i + j) == pcmp_val(d, ctrl, i));
1876 222a3336 balrog
        }
1877 222a3336 balrog
        break;
1878 222a3336 balrog
    }
1879 222a3336 balrog
1880 222a3336 balrog
    switch ((ctrl >> 4) & 3) {
1881 222a3336 balrog
    case 1:
1882 222a3336 balrog
        res ^= (2 << upper) - 1;
1883 222a3336 balrog
        break;
1884 222a3336 balrog
    case 3:
1885 222a3336 balrog
        res ^= (2 << valids) - 1;
1886 222a3336 balrog
        break;
1887 222a3336 balrog
    }
1888 222a3336 balrog
1889 222a3336 balrog
    if (res)
1890 222a3336 balrog
       CC_SRC |= CC_C;
1891 222a3336 balrog
    if (res & 1)
1892 222a3336 balrog
       CC_SRC |= CC_O;
1893 222a3336 balrog
1894 222a3336 balrog
    return res;
1895 222a3336 balrog
}
1896 222a3336 balrog
1897 222a3336 balrog
static inline int rffs1(unsigned int val)
1898 222a3336 balrog
{
1899 222a3336 balrog
    int ret = 1, hi;
1900 222a3336 balrog
1901 222a3336 balrog
    for (hi = sizeof(val) * 4; hi; hi /= 2)
1902 222a3336 balrog
        if (val >> hi) {
1903 222a3336 balrog
            val >>= hi;
1904 222a3336 balrog
            ret += hi;
1905 222a3336 balrog
        }
1906 222a3336 balrog
1907 222a3336 balrog
    return ret;
1908 222a3336 balrog
}
1909 222a3336 balrog
1910 222a3336 balrog
static inline int ffs1(unsigned int val)
1911 222a3336 balrog
{
1912 222a3336 balrog
    int ret = 1, hi;
1913 222a3336 balrog
1914 222a3336 balrog
    for (hi = sizeof(val) * 4; hi; hi /= 2)
1915 222a3336 balrog
        if (val << hi) {
1916 222a3336 balrog
            val <<= hi;
1917 222a3336 balrog
            ret += hi;
1918 222a3336 balrog
        }
1919 222a3336 balrog
1920 222a3336 balrog
    return ret;
1921 222a3336 balrog
}
1922 222a3336 balrog
1923 222a3336 balrog
void glue(helper_pcmpestri, SUFFIX) (Reg *d, Reg *s, uint32_t ctrl)
1924 222a3336 balrog
{
1925 222a3336 balrog
    unsigned int res = pcmpxstrx(d, s, ctrl,
1926 222a3336 balrog
                    pcmp_elen(R_EDX, ctrl),
1927 222a3336 balrog
                    pcmp_elen(R_EAX, ctrl));
1928 222a3336 balrog
1929 222a3336 balrog
    if (res)
1930 222a3336 balrog
        env->regs[R_ECX] = ((ctrl & (1 << 6)) ? rffs1 : ffs1)(res) - 1;
1931 222a3336 balrog
    else
1932 222a3336 balrog
        env->regs[R_ECX] = 16 >> (ctrl & (1 << 0));
1933 222a3336 balrog
}
1934 222a3336 balrog
1935 222a3336 balrog
void glue(helper_pcmpestrm, SUFFIX) (Reg *d, Reg *s, uint32_t ctrl)
1936 222a3336 balrog
{
1937 222a3336 balrog
    int i;
1938 222a3336 balrog
    unsigned int res = pcmpxstrx(d, s, ctrl,
1939 222a3336 balrog
                    pcmp_elen(R_EDX, ctrl),
1940 222a3336 balrog
                    pcmp_elen(R_EAX, ctrl));
1941 222a3336 balrog
1942 222a3336 balrog
    if ((ctrl >> 6) & 1) {
1943 222a3336 balrog
        if (ctrl & 1)
1944 222a3336 balrog
            for (i = 0; i <= 8; i--, res >>= 1)
1945 222a3336 balrog
                d->W(i) = (res & 1) ? ~0 : 0;
1946 222a3336 balrog
        else
1947 222a3336 balrog
            for (i = 0; i <= 16; i--, res >>= 1)
1948 222a3336 balrog
                d->B(i) = (res & 1) ? ~0 : 0;
1949 222a3336 balrog
    } else {
1950 222a3336 balrog
        d->Q(1) = 0;
1951 222a3336 balrog
        d->Q(0) = res;
1952 222a3336 balrog
    }
1953 222a3336 balrog
}
1954 222a3336 balrog
1955 222a3336 balrog
void glue(helper_pcmpistri, SUFFIX) (Reg *d, Reg *s, uint32_t ctrl)
1956 222a3336 balrog
{
1957 222a3336 balrog
    unsigned int res = pcmpxstrx(d, s, ctrl,
1958 222a3336 balrog
                    pcmp_ilen(s, ctrl),
1959 222a3336 balrog
                    pcmp_ilen(d, ctrl));
1960 222a3336 balrog
1961 222a3336 balrog
    if (res)
1962 222a3336 balrog
        env->regs[R_ECX] = ((ctrl & (1 << 6)) ? rffs1 : ffs1)(res) - 1;
1963 222a3336 balrog
    else
1964 222a3336 balrog
        env->regs[R_ECX] = 16 >> (ctrl & (1 << 0));
1965 222a3336 balrog
}
1966 222a3336 balrog
1967 222a3336 balrog
void glue(helper_pcmpistrm, SUFFIX) (Reg *d, Reg *s, uint32_t ctrl)
1968 222a3336 balrog
{
1969 222a3336 balrog
    int i;
1970 222a3336 balrog
    unsigned int res = pcmpxstrx(d, s, ctrl,
1971 222a3336 balrog
                    pcmp_ilen(s, ctrl),
1972 222a3336 balrog
                    pcmp_ilen(d, ctrl));
1973 222a3336 balrog
1974 222a3336 balrog
    if ((ctrl >> 6) & 1) {
1975 222a3336 balrog
        if (ctrl & 1)
1976 222a3336 balrog
            for (i = 0; i <= 8; i--, res >>= 1)
1977 222a3336 balrog
                d->W(i) = (res & 1) ? ~0 : 0;
1978 222a3336 balrog
        else
1979 222a3336 balrog
            for (i = 0; i <= 16; i--, res >>= 1)
1980 222a3336 balrog
                d->B(i) = (res & 1) ? ~0 : 0;
1981 222a3336 balrog
    } else {
1982 222a3336 balrog
        d->Q(1) = 0;
1983 222a3336 balrog
        d->Q(0) = res;
1984 222a3336 balrog
    }
1985 222a3336 balrog
}
1986 222a3336 balrog
1987 222a3336 balrog
#define CRCPOLY        0x1edc6f41
1988 222a3336 balrog
#define CRCPOLY_BITREV 0x82f63b78
1989 222a3336 balrog
target_ulong helper_crc32(uint32_t crc1, target_ulong msg, uint32_t len)
1990 222a3336 balrog
{
1991 222a3336 balrog
    target_ulong crc = (msg & ((target_ulong) -1 >>
1992 222a3336 balrog
                            (TARGET_LONG_BITS - len))) ^ crc1;
1993 222a3336 balrog
1994 222a3336 balrog
    while (len--)
1995 222a3336 balrog
        crc = (crc >> 1) ^ ((crc & 1) ? CRCPOLY_BITREV : 0);
1996 222a3336 balrog
1997 222a3336 balrog
    return crc;
1998 222a3336 balrog
}
1999 222a3336 balrog
2000 222a3336 balrog
#define POPMASK(i)     ((target_ulong) -1 / ((1LL << (1 << i)) + 1))
2001 222a3336 balrog
#define POPCOUNT(n, i) (n & POPMASK(i)) + ((n >> (1 << i)) & POPMASK(i))
2002 222a3336 balrog
target_ulong helper_popcnt(target_ulong n, uint32_t type)
2003 222a3336 balrog
{
2004 222a3336 balrog
    CC_SRC = n ? 0 : CC_Z;
2005 222a3336 balrog
2006 222a3336 balrog
    n = POPCOUNT(n, 0);
2007 222a3336 balrog
    n = POPCOUNT(n, 1);
2008 222a3336 balrog
    n = POPCOUNT(n, 2);
2009 222a3336 balrog
    n = POPCOUNT(n, 3);
2010 222a3336 balrog
    if (type == 1)
2011 222a3336 balrog
        return n & 0xff;
2012 222a3336 balrog
2013 222a3336 balrog
    n = POPCOUNT(n, 4);
2014 222a3336 balrog
#ifndef TARGET_X86_64
2015 222a3336 balrog
    return n;
2016 222a3336 balrog
#else
2017 222a3336 balrog
    if (type == 2)
2018 222a3336 balrog
        return n & 0xff;
2019 222a3336 balrog
2020 222a3336 balrog
    return POPCOUNT(n, 5);
2021 222a3336 balrog
#endif
2022 222a3336 balrog
}
2023 222a3336 balrog
#endif
2024 222a3336 balrog
2025 664e0f19 bellard
#undef SHIFT
2026 664e0f19 bellard
#undef XMM_ONLY
2027 664e0f19 bellard
#undef Reg
2028 664e0f19 bellard
#undef B
2029 664e0f19 bellard
#undef W
2030 664e0f19 bellard
#undef L
2031 664e0f19 bellard
#undef Q
2032 664e0f19 bellard
#undef SUFFIX