Statistics
| Branch: | Revision:

root / target-i386 / exec.h @ 49a945a3

History | View | Annotate | Download (8.4 kB)

1 2c0262af bellard
/*
2 5fafdf24 ths
 *  i386 execution defines
3 2c0262af bellard
 *
4 2c0262af bellard
 *  Copyright (c) 2003 Fabrice Bellard
5 2c0262af bellard
 *
6 2c0262af bellard
 * This library is free software; you can redistribute it and/or
7 2c0262af bellard
 * modify it under the terms of the GNU Lesser General Public
8 2c0262af bellard
 * License as published by the Free Software Foundation; either
9 2c0262af bellard
 * version 2 of the License, or (at your option) any later version.
10 2c0262af bellard
 *
11 2c0262af bellard
 * This library is distributed in the hope that it will be useful,
12 2c0262af bellard
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 2c0262af bellard
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
14 2c0262af bellard
 * Lesser General Public License for more details.
15 2c0262af bellard
 *
16 2c0262af bellard
 * You should have received a copy of the GNU Lesser General Public
17 8167ee88 Blue Swirl
 * License along with this library; if not, see <http://www.gnu.org/licenses/>.
18 2c0262af bellard
 */
19 7d3505c5 bellard
#include "config.h"
20 2c0262af bellard
#include "dyngen-exec.h"
21 2c0262af bellard
22 14ce26e7 bellard
/* XXX: factorize this mess */
23 14ce26e7 bellard
#ifdef TARGET_X86_64
24 14ce26e7 bellard
#define TARGET_LONG_BITS 64
25 14ce26e7 bellard
#else
26 14ce26e7 bellard
#define TARGET_LONG_BITS 32
27 14ce26e7 bellard
#endif
28 14ce26e7 bellard
29 d785e6be bellard
#include "cpu-defs.h"
30 d785e6be bellard
31 2c0262af bellard
register struct CPUX86State *env asm(AREG0);
32 14ce26e7 bellard
33 7d99a001 blueswir1
#include "qemu-common.h"
34 79383c9c blueswir1
#include "qemu-log.h"
35 2c0262af bellard
36 aba1d00a Blue Swirl
#undef EAX
37 2c0262af bellard
#define EAX (env->regs[R_EAX])
38 aba1d00a Blue Swirl
#undef ECX
39 2c0262af bellard
#define ECX (env->regs[R_ECX])
40 aba1d00a Blue Swirl
#undef EDX
41 2c0262af bellard
#define EDX (env->regs[R_EDX])
42 aba1d00a Blue Swirl
#undef EBX
43 2c0262af bellard
#define EBX (env->regs[R_EBX])
44 aba1d00a Blue Swirl
#undef ESP
45 2c0262af bellard
#define ESP (env->regs[R_ESP])
46 aba1d00a Blue Swirl
#undef EBP
47 2c0262af bellard
#define EBP (env->regs[R_EBP])
48 aba1d00a Blue Swirl
#undef ESI
49 2c0262af bellard
#define ESI (env->regs[R_ESI])
50 aba1d00a Blue Swirl
#undef EDI
51 2c0262af bellard
#define EDI (env->regs[R_EDI])
52 aba1d00a Blue Swirl
#undef EIP
53 1e4840bf bellard
#define EIP (env->eip)
54 2c0262af bellard
#define DF  (env->df)
55 2c0262af bellard
56 2c0262af bellard
#define CC_SRC (env->cc_src)
57 2c0262af bellard
#define CC_DST (env->cc_dst)
58 2c0262af bellard
#define CC_OP  (env->cc_op)
59 2c0262af bellard
60 2c0262af bellard
/* float macros */
61 2c0262af bellard
#define FT0    (env->ft0)
62 664e0f19 bellard
#define ST0    (env->fpregs[env->fpstt].d)
63 664e0f19 bellard
#define ST(n)  (env->fpregs[(env->fpstt + (n)) & 7].d)
64 2c0262af bellard
#define ST1    ST(1)
65 2c0262af bellard
66 2c0262af bellard
#include "cpu.h"
67 2c0262af bellard
#include "exec-all.h"
68 2c0262af bellard
69 d9957a8b blueswir1
/* op_helper.c */
70 5fafdf24 ths
void do_interrupt(int intno, int is_int, int error_code,
71 14ce26e7 bellard
                  target_ulong next_eip, int is_hw);
72 5fafdf24 ths
void do_interrupt_user(int intno, int is_int, int error_code,
73 14ce26e7 bellard
                       target_ulong next_eip);
74 a5e50b26 malc
void QEMU_NORETURN raise_exception_err(int exception_index, int error_code);
75 a5e50b26 malc
void QEMU_NORETURN raise_exception(int exception_index);
76 3b21e03e bellard
void do_smm_enter(void);
77 2c0262af bellard
78 b6abf97d bellard
/* n must be a constant to be efficient */
79 b6abf97d bellard
static inline target_long lshift(target_long x, int n)
80 b6abf97d bellard
{
81 b6abf97d bellard
    if (n >= 0)
82 b6abf97d bellard
        return x << n;
83 b6abf97d bellard
    else
84 b6abf97d bellard
        return x >> (-n);
85 b6abf97d bellard
}
86 b6abf97d bellard
87 57fec1fe bellard
#include "helper.h"
88 57fec1fe bellard
89 b8b6a50b bellard
static inline void svm_check_intercept(uint32_t type)
90 b8b6a50b bellard
{
91 b8b6a50b bellard
    helper_svm_check_intercept_param(type, 0);
92 b8b6a50b bellard
}
93 3e25f951 bellard
94 9951bf39 bellard
#if !defined(CONFIG_USER_ONLY)
95 9951bf39 bellard
96 a9049a07 bellard
#include "softmmu_exec.h"
97 9951bf39 bellard
98 9951bf39 bellard
#endif /* !defined(CONFIG_USER_ONLY) */
99 9951bf39 bellard
100 2c0262af bellard
#ifdef USE_X86LDOUBLE
101 2c0262af bellard
/* use long double functions */
102 7a0e1f41 bellard
#define floatx_to_int32 floatx80_to_int32
103 7a0e1f41 bellard
#define floatx_to_int64 floatx80_to_int64
104 465e9838 bellard
#define floatx_to_int32_round_to_zero floatx80_to_int32_round_to_zero
105 465e9838 bellard
#define floatx_to_int64_round_to_zero floatx80_to_int64_round_to_zero
106 19e6c4b8 bellard
#define int32_to_floatx int32_to_floatx80
107 19e6c4b8 bellard
#define int64_to_floatx int64_to_floatx80
108 19e6c4b8 bellard
#define float32_to_floatx float32_to_floatx80
109 19e6c4b8 bellard
#define float64_to_floatx float64_to_floatx80
110 19e6c4b8 bellard
#define floatx_to_float32 floatx80_to_float32
111 19e6c4b8 bellard
#define floatx_to_float64 floatx80_to_float64
112 7a0e1f41 bellard
#define floatx_abs floatx80_abs
113 7a0e1f41 bellard
#define floatx_chs floatx80_chs
114 7a0e1f41 bellard
#define floatx_round_to_int floatx80_round_to_int
115 8422b113 bellard
#define floatx_compare floatx80_compare
116 8422b113 bellard
#define floatx_compare_quiet floatx80_compare_quiet
117 7d3505c5 bellard
#else
118 7a0e1f41 bellard
#define floatx_to_int32 float64_to_int32
119 7a0e1f41 bellard
#define floatx_to_int64 float64_to_int64
120 465e9838 bellard
#define floatx_to_int32_round_to_zero float64_to_int32_round_to_zero
121 465e9838 bellard
#define floatx_to_int64_round_to_zero float64_to_int64_round_to_zero
122 19e6c4b8 bellard
#define int32_to_floatx int32_to_float64
123 19e6c4b8 bellard
#define int64_to_floatx int64_to_float64
124 19e6c4b8 bellard
#define float32_to_floatx float32_to_float64
125 19e6c4b8 bellard
#define float64_to_floatx(x, e) (x)
126 19e6c4b8 bellard
#define floatx_to_float32 float64_to_float32
127 19e6c4b8 bellard
#define floatx_to_float64(x, e) (x)
128 7a0e1f41 bellard
#define floatx_abs float64_abs
129 7a0e1f41 bellard
#define floatx_chs float64_chs
130 7a0e1f41 bellard
#define floatx_round_to_int float64_round_to_int
131 8422b113 bellard
#define floatx_compare float64_compare
132 8422b113 bellard
#define floatx_compare_quiet float64_compare_quiet
133 7d3505c5 bellard
#endif
134 7a0e1f41 bellard
135 2c0262af bellard
#define RC_MASK         0xc00
136 2c0262af bellard
#define RC_NEAR                0x000
137 2c0262af bellard
#define RC_DOWN                0x400
138 2c0262af bellard
#define RC_UP                0x800
139 2c0262af bellard
#define RC_CHOP                0xc00
140 2c0262af bellard
141 2c0262af bellard
#define MAXTAN 9223372036854775808.0
142 2c0262af bellard
143 2c0262af bellard
#ifdef USE_X86LDOUBLE
144 2c0262af bellard
145 2c0262af bellard
/* only for x86 */
146 2c0262af bellard
typedef union {
147 2c0262af bellard
    long double d;
148 2c0262af bellard
    struct {
149 2c0262af bellard
        unsigned long long lower;
150 2c0262af bellard
        unsigned short upper;
151 2c0262af bellard
    } l;
152 2c0262af bellard
} CPU86_LDoubleU;
153 2c0262af bellard
154 2c0262af bellard
/* the following deal with x86 long double-precision numbers */
155 2c0262af bellard
#define MAXEXPD 0x7fff
156 2c0262af bellard
#define EXPBIAS 16383
157 2c0262af bellard
#define EXPD(fp)        (fp.l.upper & 0x7fff)
158 2c0262af bellard
#define SIGND(fp)        ((fp.l.upper) & 0x8000)
159 2c0262af bellard
#define MANTD(fp)       (fp.l.lower)
160 2c0262af bellard
#define BIASEXPONENT(fp) fp.l.upper = (fp.l.upper & ~(0x7fff)) | EXPBIAS
161 2c0262af bellard
162 2c0262af bellard
#else
163 2c0262af bellard
164 2c0262af bellard
/* NOTE: arm is horrible as double 32 bit words are stored in big endian ! */
165 2c0262af bellard
typedef union {
166 2c0262af bellard
    double d;
167 e2542fe2 Juan Quintela
#if !defined(HOST_WORDS_BIGENDIAN) && !defined(__arm__)
168 2c0262af bellard
    struct {
169 2c0262af bellard
        uint32_t lower;
170 2c0262af bellard
        int32_t upper;
171 2c0262af bellard
    } l;
172 2c0262af bellard
#else
173 2c0262af bellard
    struct {
174 2c0262af bellard
        int32_t upper;
175 2c0262af bellard
        uint32_t lower;
176 2c0262af bellard
    } l;
177 2c0262af bellard
#endif
178 2c0262af bellard
#ifndef __arm__
179 2c0262af bellard
    int64_t ll;
180 2c0262af bellard
#endif
181 2c0262af bellard
} CPU86_LDoubleU;
182 2c0262af bellard
183 2c0262af bellard
/* the following deal with IEEE double-precision numbers */
184 2c0262af bellard
#define MAXEXPD 0x7ff
185 2c0262af bellard
#define EXPBIAS 1023
186 2c0262af bellard
#define EXPD(fp)        (((fp.l.upper) >> 20) & 0x7FF)
187 2c0262af bellard
#define SIGND(fp)        ((fp.l.upper) & 0x80000000)
188 2c0262af bellard
#ifdef __arm__
189 2c0262af bellard
#define MANTD(fp)        (fp.l.lower | ((uint64_t)(fp.l.upper & ((1 << 20) - 1)) << 32))
190 2c0262af bellard
#else
191 2c0262af bellard
#define MANTD(fp)        (fp.ll & ((1LL << 52) - 1))
192 2c0262af bellard
#endif
193 2c0262af bellard
#define BIASEXPONENT(fp) fp.l.upper = (fp.l.upper & ~(0x7ff << 20)) | (EXPBIAS << 20)
194 2c0262af bellard
#endif
195 2c0262af bellard
196 2c0262af bellard
static inline void fpush(void)
197 2c0262af bellard
{
198 2c0262af bellard
    env->fpstt = (env->fpstt - 1) & 7;
199 2c0262af bellard
    env->fptags[env->fpstt] = 0; /* validate stack entry */
200 2c0262af bellard
}
201 2c0262af bellard
202 2c0262af bellard
static inline void fpop(void)
203 2c0262af bellard
{
204 2c0262af bellard
    env->fptags[env->fpstt] = 1; /* invvalidate stack entry */
205 2c0262af bellard
    env->fpstt = (env->fpstt + 1) & 7;
206 2c0262af bellard
}
207 2c0262af bellard
208 2c0262af bellard
#ifndef USE_X86LDOUBLE
209 14ce26e7 bellard
static inline CPU86_LDouble helper_fldt(target_ulong ptr)
210 2c0262af bellard
{
211 2c0262af bellard
    CPU86_LDoubleU temp;
212 2c0262af bellard
    int upper, e;
213 2c0262af bellard
    uint64_t ll;
214 2c0262af bellard
215 2c0262af bellard
    /* mantissa */
216 2c0262af bellard
    upper = lduw(ptr + 8);
217 2c0262af bellard
    /* XXX: handle overflow ? */
218 2c0262af bellard
    e = (upper & 0x7fff) - 16383 + EXPBIAS; /* exponent */
219 2c0262af bellard
    e |= (upper >> 4) & 0x800; /* sign */
220 2c0262af bellard
    ll = (ldq(ptr) >> 11) & ((1LL << 52) - 1);
221 2c0262af bellard
#ifdef __arm__
222 2c0262af bellard
    temp.l.upper = (e << 20) | (ll >> 32);
223 2c0262af bellard
    temp.l.lower = ll;
224 2c0262af bellard
#else
225 2c0262af bellard
    temp.ll = ll | ((uint64_t)e << 52);
226 2c0262af bellard
#endif
227 2c0262af bellard
    return temp.d;
228 2c0262af bellard
}
229 2c0262af bellard
230 664e0f19 bellard
static inline void helper_fstt(CPU86_LDouble f, target_ulong ptr)
231 2c0262af bellard
{
232 2c0262af bellard
    CPU86_LDoubleU temp;
233 2c0262af bellard
    int e;
234 2c0262af bellard
235 2c0262af bellard
    temp.d = f;
236 2c0262af bellard
    /* mantissa */
237 2c0262af bellard
    stq(ptr, (MANTD(temp) << 11) | (1LL << 63));
238 2c0262af bellard
    /* exponent + sign */
239 2c0262af bellard
    e = EXPD(temp) - EXPBIAS + 16383;
240 2c0262af bellard
    e |= SIGND(temp) >> 16;
241 2c0262af bellard
    stw(ptr + 8, e);
242 2c0262af bellard
}
243 9951bf39 bellard
#else
244 9951bf39 bellard
245 9951bf39 bellard
/* we use memory access macros */
246 9951bf39 bellard
247 14ce26e7 bellard
static inline CPU86_LDouble helper_fldt(target_ulong ptr)
248 9951bf39 bellard
{
249 9951bf39 bellard
    CPU86_LDoubleU temp;
250 9951bf39 bellard
251 9951bf39 bellard
    temp.l.lower = ldq(ptr);
252 9951bf39 bellard
    temp.l.upper = lduw(ptr + 8);
253 9951bf39 bellard
    return temp.d;
254 9951bf39 bellard
}
255 9951bf39 bellard
256 14ce26e7 bellard
static inline void helper_fstt(CPU86_LDouble f, target_ulong ptr)
257 9951bf39 bellard
{
258 9951bf39 bellard
    CPU86_LDoubleU temp;
259 3b46e624 ths
260 9951bf39 bellard
    temp.d = f;
261 9951bf39 bellard
    stq(ptr, temp.l.lower);
262 9951bf39 bellard
    stw(ptr + 8, temp.l.upper);
263 9951bf39 bellard
}
264 9951bf39 bellard
265 9951bf39 bellard
#endif /* USE_X86LDOUBLE */
266 2c0262af bellard
267 2ee73ac3 bellard
#define FPUS_IE (1 << 0)
268 2ee73ac3 bellard
#define FPUS_DE (1 << 1)
269 2ee73ac3 bellard
#define FPUS_ZE (1 << 2)
270 2ee73ac3 bellard
#define FPUS_OE (1 << 3)
271 2ee73ac3 bellard
#define FPUS_UE (1 << 4)
272 2ee73ac3 bellard
#define FPUS_PE (1 << 5)
273 2ee73ac3 bellard
#define FPUS_SF (1 << 6)
274 2ee73ac3 bellard
#define FPUS_SE (1 << 7)
275 2ee73ac3 bellard
#define FPUS_B  (1 << 15)
276 2ee73ac3 bellard
277 2ee73ac3 bellard
#define FPUC_EM 0x3f
278 2ee73ac3 bellard
279 2c0262af bellard
static inline uint32_t compute_eflags(void)
280 2c0262af bellard
{
281 a7812ae4 pbrook
    return env->eflags | helper_cc_compute_all(CC_OP) | (DF & DF_MASK);
282 2c0262af bellard
}
283 2c0262af bellard
284 2c0262af bellard
/* NOTE: CC_OP must be modified manually to CC_OP_EFLAGS */
285 2c0262af bellard
static inline void load_eflags(int eflags, int update_mask)
286 2c0262af bellard
{
287 2c0262af bellard
    CC_SRC = eflags & (CC_O | CC_S | CC_Z | CC_A | CC_P | CC_C);
288 2c0262af bellard
    DF = 1 - (2 * ((eflags >> 10) & 1));
289 5fafdf24 ths
    env->eflags = (env->eflags & ~update_mask) |
290 093f8f06 bellard
        (eflags & update_mask) | 0x2;
291 2c0262af bellard
}
292 2c0262af bellard
293 6a4955a8 aliguori
static inline int cpu_has_work(CPUState *env)
294 6a4955a8 aliguori
{
295 6a4955a8 aliguori
    int work;
296 6a4955a8 aliguori
297 6a4955a8 aliguori
    work = (env->interrupt_request & CPU_INTERRUPT_HARD) &&
298 6a4955a8 aliguori
           (env->eflags & IF_MASK);
299 6a4955a8 aliguori
    work |= env->interrupt_request & CPU_INTERRUPT_NMI;
300 b09ea7d5 Gleb Natapov
    work |= env->interrupt_request & CPU_INTERRUPT_INIT;
301 b09ea7d5 Gleb Natapov
    work |= env->interrupt_request & CPU_INTERRUPT_SIPI;
302 6a4955a8 aliguori
303 6a4955a8 aliguori
    return work;
304 6a4955a8 aliguori
}
305 6a4955a8 aliguori
306 bfed01fc ths
static inline int cpu_halted(CPUState *env) {
307 bfed01fc ths
    /* handle exit of HALTED state */
308 ce5232c5 bellard
    if (!env->halted)
309 bfed01fc ths
        return 0;
310 bfed01fc ths
    /* disable halt condition */
311 6a4955a8 aliguori
    if (cpu_has_work(env)) {
312 ce5232c5 bellard
        env->halted = 0;
313 bfed01fc ths
        return 0;
314 bfed01fc ths
    }
315 bfed01fc ths
    return EXCP_HALTED;
316 bfed01fc ths
}
317 0573fbfc ths
318 5efc27bb bellard
/* load efer and update the corresponding hflags. XXX: do consistency
319 5efc27bb bellard
   checks with cpuid bits ? */
320 5efc27bb bellard
static inline void cpu_load_efer(CPUState *env, uint64_t val)
321 5efc27bb bellard
{
322 5efc27bb bellard
    env->efer = val;
323 5efc27bb bellard
    env->hflags &= ~(HF_LMA_MASK | HF_SVME_MASK);
324 5efc27bb bellard
    if (env->efer & MSR_EFER_LMA)
325 5efc27bb bellard
        env->hflags |= HF_LMA_MASK;
326 5efc27bb bellard
    if (env->efer & MSR_EFER_SVME)
327 5efc27bb bellard
        env->hflags |= HF_SVME_MASK;
328 5efc27bb bellard
}