Revision 4a057712 vl.h

b/vl.h
1172 1172
int ppc_dcr_register (CPUState *env, int dcrn, void *opaque,
1173 1173
                      dcr_read_cb drc_read, dcr_write_cb dcr_write);
1174 1174
clk_setup_cb ppc_emb_timers_init (CPUState *env, uint32_t freq);
1175
/* Embedded PowerPC reset */
1176
void ppc40x_core_reset (CPUState *env);
1177
void ppc40x_chip_reset (CPUState *env);
1178
void ppc40x_system_reset (CPUState *env);
1175 1179
#endif
1176 1180
void PREP_debug_write (void *opaque, uint32_t addr, uint32_t val);
1177 1181

  

Also available in: Unified diff