Revision 4aa9aca4
b/target-arm/translate.c | ||
---|---|---|
451 | 451 |
#define gen_sbc_T0_T1() gen_sub_carry(cpu_T[0], cpu_T[0], cpu_T[1]) |
452 | 452 |
#define gen_rsc_T0_T1() gen_sub_carry(cpu_T[0], cpu_T[1], cpu_T[0]) |
453 | 453 |
|
454 |
/* FIXME: Implement this natively. */ |
|
455 |
static inline void tcg_gen_not_i32(TCGv t0, TCGv t1) |
|
456 |
{ |
|
457 |
tcg_gen_xori_i32(t0, t1, ~0); |
|
458 |
} |
|
459 |
|
|
460 | 454 |
/* T0 &= ~T1. Clobbers T1. */ |
461 | 455 |
/* FIXME: Implement bic natively. */ |
462 | 456 |
static inline void tcg_gen_bic_i32(TCGv dest, TCGv t0, TCGv t1) |
Also available in: Unified diff