Revision 4b48bf05 hw/sun4m.h

b/hw/sun4m.h
6 6
/* Devices used by sparc32 system.  */
7 7

  
8 8
/* iommu.c */
9
void *iommu_init(target_phys_addr_t addr, uint32_t version, qemu_irq irq);
10 9
void sparc_iommu_memory_rw(void *opaque, target_phys_addr_t addr,
11 10
                                 uint8_t *buf, int len, int is_write);
12 11
static inline void sparc_iommu_memory_read(void *opaque,
......
23 22
    sparc_iommu_memory_rw(opaque, addr, buf, len, 1);
24 23
}
25 24

  
26
/* tcx.c */
27
void tcx_init(target_phys_addr_t addr, int vram_size, int width, int height,
28
              int depth);
29

  
30 25
/* slavio_intctl.c */
31
DeviceState *slavio_intctl_init(target_phys_addr_t addr,
32
                                target_phys_addr_t addrg,
33
                                const uint32_t *intbit_to_level,
34
                                qemu_irq **parent_irq, unsigned int cputimer);
35 26
void slavio_pic_info(Monitor *mon, void *opaque);
36 27
void slavio_irq_info(Monitor *mon, void *opaque);
37 28

  
38
/* sbi.c */
39
DeviceState *sbi_init(target_phys_addr_t addr, qemu_irq **parent_irq);
40

  
41 29
/* sun4c_intctl.c */
42
DeviceState *sun4c_intctl_init(target_phys_addr_t addr, qemu_irq *parent_irq);
43 30
void sun4c_pic_info(Monitor *mon, void *opaque);
44 31
void sun4c_irq_info(Monitor *mon, void *opaque);
45 32

  
46
/* slavio_timer.c */
47
void slavio_timer_init_all(target_phys_addr_t base, qemu_irq master_irq,
48
                           qemu_irq *cpu_irqs, unsigned int num_cpus);
49

  
50 33
/* slavio_misc.c */
51
void *slavio_misc_init(target_phys_addr_t base,
52
                       target_phys_addr_t aux1_base,
53
                       target_phys_addr_t aux2_base, qemu_irq irq,
54
                       qemu_irq fdc_tc);
55 34
void slavio_set_power_fail(void *opaque, int power_failing);
56
void apc_init(target_phys_addr_t power_base, qemu_irq cpu_halt);
57 35

  
58 36
/* sparc32_dma.c */
59 37
#include "sparc32_dma.h"
60 38

  
61
/* eccmemctl.c */
62
void ecc_init(target_phys_addr_t base, qemu_irq irq, uint32_t version);
63

  
64 39
#endif

Also available in: Unified diff