Revision 4de9b249 hw/mips_timer.c

b/hw/mips_timer.c
57 57
void cpu_mips_store_compare (CPUState *env, uint32_t value)
58 58
{
59 59
    cpu_mips_update_count(env, cpu_mips_get_count(env), value);
60
    env->CP0_Cause &= ~0x00008000;
61
    cpu_reset_interrupt(env, CPU_INTERRUPT_HARD);
60
    cpu_mips_irq_request(env, 7, 0);
62 61
}
63 62

  
64 63
static void mips_timer_cb (void *opaque)
......
72 71
    }
73 72
#endif
74 73
    cpu_mips_update_count(env, cpu_mips_get_count(env), env->CP0_Compare);
75
    env->CP0_Cause |= 0x00008000;
76
    cpu_interrupt(env, CPU_INTERRUPT_HARD);
74
    cpu_mips_irq_request(env, 7, 1);
77 75
}
78 76

  
79 77
void cpu_mips_clock_init (CPUState *env)

Also available in: Unified diff