Revision 4ecc3190 target-ppc/cpu.h
b/target-ppc/cpu.h | ||
---|---|---|
27 | 27 |
#include "config.h" |
28 | 28 |
#include <setjmp.h> |
29 | 29 |
|
30 |
#include "softfloat.h" |
|
31 |
|
|
30 | 32 |
/* Instruction types */ |
31 | 33 |
enum { |
32 | 34 |
PPC_NONE = 0x0000, |
... | ... | |
94 | 96 |
/* general purpose registers */ |
95 | 97 |
uint32_t gpr[32]; |
96 | 98 |
/* floating point registers */ |
97 |
double fpr[32];
|
|
99 |
float64 fpr[32];
|
|
98 | 100 |
/* segment registers */ |
99 | 101 |
uint32_t sdr1; |
100 | 102 |
uint32_t sr[16]; |
... | ... | |
119 | 121 |
uint32_t spr[1024]; |
120 | 122 |
/* qemu dedicated */ |
121 | 123 |
/* temporary float registers */ |
122 |
double ft0; |
|
123 |
double ft1; |
|
124 |
double ft2; |
|
124 |
float64 ft0; |
|
125 |
float64 ft1; |
|
126 |
float64 ft2; |
|
127 |
float_status fp_status; |
|
128 |
|
|
125 | 129 |
int interrupt_request; |
126 | 130 |
jmp_buf jmp_env; |
127 | 131 |
int exception_index; |
Also available in: Unified diff