Revision 4f5e19e6 hw/ppc4xx_pci.c
| b/hw/ppc4xx_pci.c | ||
|---|---|---|
| 22 | 22 |
#include "hw.h" |
| 23 | 23 |
#include "ppc.h" |
| 24 | 24 |
#include "ppc4xx.h" |
| 25 |
|
|
| 26 |
typedef target_phys_addr_t pci_addr_t; |
|
| 27 | 25 |
#include "pci.h" |
| 28 | 26 |
#include "pci_host.h" |
| 29 | 27 |
#include "bswap.h" |
| ... | ... | |
| 117 | 115 |
&pci4xx_cfgaddr_writel, |
| 118 | 116 |
}; |
| 119 | 117 |
|
| 120 |
static CPUReadMemoryFunc * const pci4xx_cfgdata_read[] = {
|
|
| 121 |
&pci_host_data_readb, |
|
| 122 |
&pci_host_data_readw, |
|
| 123 |
&pci_host_data_readl, |
|
| 124 |
}; |
|
| 125 |
|
|
| 126 |
static CPUWriteMemoryFunc * const pci4xx_cfgdata_write[] = {
|
|
| 127 |
&pci_host_data_writeb, |
|
| 128 |
&pci_host_data_writew, |
|
| 129 |
&pci_host_data_writel, |
|
| 130 |
}; |
|
| 131 |
|
|
| 132 | 118 |
static void ppc4xx_pci_reg_write4(void *opaque, target_phys_addr_t offset, |
| 133 | 119 |
uint32_t value) |
| 134 | 120 |
{
|
| ... | ... | |
| 392 | 378 |
cpu_register_physical_memory(config_space + PCIC0_CFGADDR, 4, index); |
| 393 | 379 |
|
| 394 | 380 |
/* CFGDATA */ |
| 395 |
index = cpu_register_io_memory(pci4xx_cfgdata_read, |
|
| 396 |
pci4xx_cfgdata_write, |
|
| 397 |
&controller->pci_state); |
|
| 381 |
index = pci_host_data_register_io_memory(&controller->pci_state); |
|
| 398 | 382 |
if (index < 0) |
| 399 | 383 |
goto free; |
| 400 | 384 |
cpu_register_physical_memory(config_space + PCIC0_CFGDATA, 4, index); |
Also available in: Unified diff