root / hw / unin_pci.c @ 4f5e19e6
History | View | Annotate | Download (11.2 kB)
1 |
/*
|
---|---|
2 |
* QEMU Uninorth PCI host (for all Mac99 and newer machines)
|
3 |
*
|
4 |
* Copyright (c) 2006 Fabrice Bellard
|
5 |
*
|
6 |
* Permission is hereby granted, free of charge, to any person obtaining a copy
|
7 |
* of this software and associated documentation files (the "Software"), to deal
|
8 |
* in the Software without restriction, including without limitation the rights
|
9 |
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
10 |
* copies of the Software, and to permit persons to whom the Software is
|
11 |
* furnished to do so, subject to the following conditions:
|
12 |
*
|
13 |
* The above copyright notice and this permission notice shall be included in
|
14 |
* all copies or substantial portions of the Software.
|
15 |
*
|
16 |
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
17 |
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
18 |
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
19 |
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
20 |
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
21 |
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
22 |
* THE SOFTWARE.
|
23 |
*/
|
24 |
#include "hw.h" |
25 |
#include "ppc_mac.h" |
26 |
#include "pci.h" |
27 |
#include "pci_host.h" |
28 |
|
29 |
/* debug UniNorth */
|
30 |
//#define DEBUG_UNIN
|
31 |
|
32 |
#ifdef DEBUG_UNIN
|
33 |
#define UNIN_DPRINTF(fmt, ...) \
|
34 |
do { printf("UNIN: " fmt , ## __VA_ARGS__); } while (0) |
35 |
#else
|
36 |
#define UNIN_DPRINTF(fmt, ...)
|
37 |
#endif
|
38 |
|
39 |
typedef struct UNINState { |
40 |
SysBusDevice busdev; |
41 |
PCIHostState host_state; |
42 |
} UNINState; |
43 |
|
44 |
static void pci_unin_main_config_writel (void *opaque, target_phys_addr_t addr, |
45 |
uint32_t val) |
46 |
{ |
47 |
UNINState *s = opaque; |
48 |
|
49 |
UNIN_DPRINTF("config_writel addr " TARGET_FMT_plx " val %x\n", addr, val); |
50 |
#ifdef TARGET_WORDS_BIGENDIAN
|
51 |
val = bswap32(val); |
52 |
#endif
|
53 |
|
54 |
s->host_state.config_reg = val; |
55 |
} |
56 |
|
57 |
static uint32_t pci_unin_main_config_readl (void *opaque, |
58 |
target_phys_addr_t addr) |
59 |
{ |
60 |
UNINState *s = opaque; |
61 |
uint32_t val; |
62 |
|
63 |
val = s->host_state.config_reg; |
64 |
#ifdef TARGET_WORDS_BIGENDIAN
|
65 |
val = bswap32(val); |
66 |
#endif
|
67 |
UNIN_DPRINTF("config_readl addr " TARGET_FMT_plx " val %x\n", addr, val); |
68 |
|
69 |
return val;
|
70 |
} |
71 |
|
72 |
static CPUWriteMemoryFunc * const pci_unin_main_config_write[] = { |
73 |
&pci_unin_main_config_writel, |
74 |
&pci_unin_main_config_writel, |
75 |
&pci_unin_main_config_writel, |
76 |
}; |
77 |
|
78 |
static CPUReadMemoryFunc * const pci_unin_main_config_read[] = { |
79 |
&pci_unin_main_config_readl, |
80 |
&pci_unin_main_config_readl, |
81 |
&pci_unin_main_config_readl, |
82 |
}; |
83 |
|
84 |
static void pci_unin_config_writel (void *opaque, target_phys_addr_t addr, |
85 |
uint32_t val) |
86 |
{ |
87 |
UNINState *s = opaque; |
88 |
|
89 |
s->host_state.config_reg = val; |
90 |
} |
91 |
|
92 |
static uint32_t pci_unin_config_readl (void *opaque, |
93 |
target_phys_addr_t addr) |
94 |
{ |
95 |
UNINState *s = opaque; |
96 |
|
97 |
return s->host_state.config_reg;
|
98 |
} |
99 |
|
100 |
static CPUWriteMemoryFunc * const pci_unin_config_write[] = { |
101 |
&pci_unin_config_writel, |
102 |
&pci_unin_config_writel, |
103 |
&pci_unin_config_writel, |
104 |
}; |
105 |
|
106 |
static CPUReadMemoryFunc * const pci_unin_config_read[] = { |
107 |
&pci_unin_config_readl, |
108 |
&pci_unin_config_readl, |
109 |
&pci_unin_config_readl, |
110 |
}; |
111 |
|
112 |
/* Don't know if this matches real hardware, but it agrees with OHW. */
|
113 |
static int pci_unin_map_irq(PCIDevice *pci_dev, int irq_num) |
114 |
{ |
115 |
return (irq_num + (pci_dev->devfn >> 3)) & 3; |
116 |
} |
117 |
|
118 |
static void pci_unin_set_irq(void *opaque, int irq_num, int level) |
119 |
{ |
120 |
qemu_irq *pic = opaque; |
121 |
|
122 |
qemu_set_irq(pic[irq_num + 8], level);
|
123 |
} |
124 |
|
125 |
static void pci_unin_save(QEMUFile* f, void *opaque) |
126 |
{ |
127 |
PCIDevice *d = opaque; |
128 |
|
129 |
pci_device_save(d, f); |
130 |
} |
131 |
|
132 |
static int pci_unin_load(QEMUFile* f, void *opaque, int version_id) |
133 |
{ |
134 |
PCIDevice *d = opaque; |
135 |
|
136 |
if (version_id != 1) |
137 |
return -EINVAL;
|
138 |
|
139 |
return pci_device_load(d, f);
|
140 |
} |
141 |
|
142 |
static void pci_unin_reset(void *opaque) |
143 |
{ |
144 |
} |
145 |
|
146 |
static int pci_unin_main_init_device(SysBusDevice *dev) |
147 |
{ |
148 |
UNINState *s; |
149 |
int pci_mem_config, pci_mem_data;
|
150 |
|
151 |
/* Use values found on a real PowerMac */
|
152 |
/* Uninorth main bus */
|
153 |
s = FROM_SYSBUS(UNINState, dev); |
154 |
|
155 |
pci_mem_config = cpu_register_io_memory(pci_unin_main_config_read, |
156 |
pci_unin_main_config_write, s); |
157 |
pci_mem_data = pci_host_data_register_io_memory(&s->host_state); |
158 |
|
159 |
sysbus_init_mmio(dev, 0x1000, pci_mem_config);
|
160 |
sysbus_init_mmio(dev, 0x1000, pci_mem_data);
|
161 |
|
162 |
register_savevm("uninorth", 0, 1, pci_unin_save, pci_unin_load, &s->host_state); |
163 |
qemu_register_reset(pci_unin_reset, &s->host_state); |
164 |
return 0; |
165 |
} |
166 |
|
167 |
static int pci_dec_21154_init_device(SysBusDevice *dev) |
168 |
{ |
169 |
UNINState *s; |
170 |
int pci_mem_config, pci_mem_data;
|
171 |
|
172 |
/* Uninorth bridge */
|
173 |
s = FROM_SYSBUS(UNINState, dev); |
174 |
|
175 |
// XXX: s = &pci_bridge[2];
|
176 |
pci_mem_config = cpu_register_io_memory(pci_unin_config_read, |
177 |
pci_unin_config_write, s); |
178 |
pci_mem_data = pci_host_data_register_io_memory(&s->host_state); |
179 |
sysbus_init_mmio(dev, 0x1000, pci_mem_config);
|
180 |
sysbus_init_mmio(dev, 0x1000, pci_mem_data);
|
181 |
return 0; |
182 |
} |
183 |
|
184 |
static int pci_unin_agp_init_device(SysBusDevice *dev) |
185 |
{ |
186 |
UNINState *s; |
187 |
int pci_mem_config, pci_mem_data;
|
188 |
|
189 |
/* Uninorth AGP bus */
|
190 |
s = FROM_SYSBUS(UNINState, dev); |
191 |
|
192 |
pci_mem_config = cpu_register_io_memory(pci_unin_config_read, |
193 |
pci_unin_config_write, s); |
194 |
pci_mem_data = pci_host_data_register_io_memory(&s->host_state); |
195 |
sysbus_init_mmio(dev, 0x1000, pci_mem_config);
|
196 |
sysbus_init_mmio(dev, 0x1000, pci_mem_data);
|
197 |
return 0; |
198 |
} |
199 |
|
200 |
static int pci_unin_internal_init_device(SysBusDevice *dev) |
201 |
{ |
202 |
UNINState *s; |
203 |
int pci_mem_config, pci_mem_data;
|
204 |
|
205 |
/* Uninorth internal bus */
|
206 |
s = FROM_SYSBUS(UNINState, dev); |
207 |
|
208 |
pci_mem_config = cpu_register_io_memory(pci_unin_config_read, |
209 |
pci_unin_config_write, s); |
210 |
pci_mem_data = pci_host_data_register_io_memory(&s->host_state); |
211 |
sysbus_init_mmio(dev, 0x1000, pci_mem_config);
|
212 |
sysbus_init_mmio(dev, 0x1000, pci_mem_data);
|
213 |
return 0; |
214 |
} |
215 |
|
216 |
PCIBus *pci_pmac_init(qemu_irq *pic) |
217 |
{ |
218 |
DeviceState *dev; |
219 |
SysBusDevice *s; |
220 |
UNINState *d; |
221 |
|
222 |
/* Use values found on a real PowerMac */
|
223 |
/* Uninorth main bus */
|
224 |
dev = qdev_create(NULL, "Uni-north main"); |
225 |
qdev_init_nofail(dev); |
226 |
s = sysbus_from_qdev(dev); |
227 |
d = FROM_SYSBUS(UNINState, s); |
228 |
d->host_state.bus = pci_register_bus(&d->busdev.qdev, "pci",
|
229 |
pci_unin_set_irq, pci_unin_map_irq, |
230 |
pic, 11 << 3, 4); |
231 |
|
232 |
pci_create_simple(d->host_state.bus, 11 << 3, "Uni-north main"); |
233 |
|
234 |
sysbus_mmio_map(s, 0, 0xf2800000); |
235 |
sysbus_mmio_map(s, 1, 0xf2c00000); |
236 |
|
237 |
/* DEC 21154 bridge */
|
238 |
#if 0
|
239 |
/* XXX: not activated as PPC BIOS doesn't handle multiple buses properly */
|
240 |
pci_create_simple(d->host_state.bus, 12 << 3, "DEC 21154");
|
241 |
#endif
|
242 |
|
243 |
/* Uninorth AGP bus */
|
244 |
pci_create_simple(d->host_state.bus, 13 << 3, "Uni-north AGP"); |
245 |
|
246 |
/* Uninorth internal bus */
|
247 |
#if 0
|
248 |
/* XXX: not needed for now */
|
249 |
pci_create_simple(d->host_state.bus, 14 << 3, "Uni-north internal");
|
250 |
#endif
|
251 |
|
252 |
return d->host_state.bus;
|
253 |
} |
254 |
|
255 |
static int unin_main_pci_host_init(PCIDevice *d) |
256 |
{ |
257 |
pci_config_set_vendor_id(d->config, PCI_VENDOR_ID_APPLE); |
258 |
pci_config_set_device_id(d->config, PCI_DEVICE_ID_APPLE_UNI_N_PCI); |
259 |
d->config[0x08] = 0x00; // revision |
260 |
pci_config_set_class(d->config, PCI_CLASS_BRIDGE_HOST); |
261 |
d->config[0x0C] = 0x08; // cache_line_size |
262 |
d->config[0x0D] = 0x10; // latency_timer |
263 |
d->config[PCI_HEADER_TYPE] = PCI_HEADER_TYPE_NORMAL; // header_type
|
264 |
d->config[0x34] = 0x00; // capabilities_pointer |
265 |
return 0; |
266 |
} |
267 |
|
268 |
static int dec_21154_pci_host_init(PCIDevice *d) |
269 |
{ |
270 |
/* pci-to-pci bridge */
|
271 |
pci_config_set_vendor_id(d->config, PCI_VENDOR_ID_DEC); |
272 |
pci_config_set_device_id(d->config, PCI_DEVICE_ID_DEC_21154); |
273 |
d->config[0x08] = 0x05; // revision |
274 |
pci_config_set_class(d->config, PCI_CLASS_BRIDGE_PCI); |
275 |
d->config[0x0C] = 0x08; // cache_line_size |
276 |
d->config[0x0D] = 0x20; // latency_timer |
277 |
d->config[PCI_HEADER_TYPE] = PCI_HEADER_TYPE_BRIDGE; // header_type
|
278 |
|
279 |
d->config[0x18] = 0x01; // primary_bus |
280 |
d->config[0x19] = 0x02; // secondary_bus |
281 |
d->config[0x1A] = 0x02; // subordinate_bus |
282 |
d->config[0x1B] = 0x20; // secondary_latency_timer |
283 |
d->config[0x1C] = 0x11; // io_base |
284 |
d->config[0x1D] = 0x01; // io_limit |
285 |
d->config[0x20] = 0x00; // memory_base |
286 |
d->config[0x21] = 0x80; |
287 |
d->config[0x22] = 0x00; // memory_limit |
288 |
d->config[0x23] = 0x80; |
289 |
d->config[0x24] = 0x01; // prefetchable_memory_base |
290 |
d->config[0x25] = 0x80; |
291 |
d->config[0x26] = 0xF1; // prefectchable_memory_limit |
292 |
d->config[0x27] = 0x7F; |
293 |
// d->config[0x34] = 0xdc // capabilities_pointer
|
294 |
return 0; |
295 |
} |
296 |
|
297 |
static int unin_agp_pci_host_init(PCIDevice *d) |
298 |
{ |
299 |
pci_config_set_vendor_id(d->config, PCI_VENDOR_ID_APPLE); |
300 |
pci_config_set_device_id(d->config, PCI_DEVICE_ID_APPLE_UNI_N_AGP); |
301 |
d->config[0x08] = 0x00; // revision |
302 |
pci_config_set_class(d->config, PCI_CLASS_BRIDGE_HOST); |
303 |
d->config[0x0C] = 0x08; // cache_line_size |
304 |
d->config[0x0D] = 0x10; // latency_timer |
305 |
d->config[PCI_HEADER_TYPE] = PCI_HEADER_TYPE_NORMAL; // header_type
|
306 |
// d->config[0x34] = 0x80; // capabilities_pointer
|
307 |
return 0; |
308 |
} |
309 |
|
310 |
static int unin_internal_pci_host_init(PCIDevice *d) |
311 |
{ |
312 |
pci_config_set_vendor_id(d->config, PCI_VENDOR_ID_APPLE); |
313 |
pci_config_set_device_id(d->config, PCI_DEVICE_ID_APPLE_UNI_N_I_PCI); |
314 |
d->config[0x08] = 0x00; // revision |
315 |
pci_config_set_class(d->config, PCI_CLASS_BRIDGE_HOST); |
316 |
d->config[0x0C] = 0x08; // cache_line_size |
317 |
d->config[0x0D] = 0x10; // latency_timer |
318 |
d->config[PCI_HEADER_TYPE] = PCI_HEADER_TYPE_NORMAL; // header_type
|
319 |
d->config[0x34] = 0x00; // capabilities_pointer |
320 |
return 0; |
321 |
} |
322 |
|
323 |
static PCIDeviceInfo unin_main_pci_host_info = {
|
324 |
.qdev.name = "Uni-north main",
|
325 |
.qdev.size = sizeof(PCIDevice),
|
326 |
.init = unin_main_pci_host_init, |
327 |
}; |
328 |
|
329 |
static PCIDeviceInfo dec_21154_pci_host_info = {
|
330 |
.qdev.name = "DEC 21154",
|
331 |
.qdev.size = sizeof(PCIDevice),
|
332 |
.init = dec_21154_pci_host_init, |
333 |
}; |
334 |
|
335 |
static PCIDeviceInfo unin_agp_pci_host_info = {
|
336 |
.qdev.name = "Uni-north AGP",
|
337 |
.qdev.size = sizeof(PCIDevice),
|
338 |
.init = unin_agp_pci_host_init, |
339 |
}; |
340 |
|
341 |
static PCIDeviceInfo unin_internal_pci_host_info = {
|
342 |
.qdev.name = "Uni-north internal",
|
343 |
.qdev.size = sizeof(PCIDevice),
|
344 |
.init = unin_internal_pci_host_init, |
345 |
}; |
346 |
|
347 |
static void unin_register_devices(void) |
348 |
{ |
349 |
sysbus_register_dev("Uni-north main", sizeof(UNINState), |
350 |
pci_unin_main_init_device); |
351 |
pci_qdev_register(&unin_main_pci_host_info); |
352 |
sysbus_register_dev("DEC 21154", sizeof(UNINState), |
353 |
pci_dec_21154_init_device); |
354 |
pci_qdev_register(&dec_21154_pci_host_info); |
355 |
sysbus_register_dev("Uni-north AGP", sizeof(UNINState), |
356 |
pci_unin_agp_init_device); |
357 |
pci_qdev_register(&unin_agp_pci_host_info); |
358 |
sysbus_register_dev("Uni-north internal", sizeof(UNINState), |
359 |
pci_unin_internal_init_device); |
360 |
pci_qdev_register(&unin_internal_pci_host_info); |
361 |
} |
362 |
|
363 |
device_init(unin_register_devices) |